From patchwork Thu Jul 10 06:52:57 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Leizhen \(ThunderTown\)" X-Patchwork-Id: 33383 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-oa0-f72.google.com (mail-oa0-f72.google.com [209.85.219.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id C07AF203C0 for ; Thu, 10 Jul 2014 06:57:06 +0000 (UTC) Received: by mail-oa0-f72.google.com with SMTP id l6sf6886043oag.11 for ; Wed, 09 Jul 2014 23:57:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:subject:date:message-id :in-reply-to:references:mime-version:cc:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :sender:errors-to:x-original-sender :x-original-authentication-results:mailing-list:content-type :content-transfer-encoding; bh=+1ZJLlpolkecDCcWNZQxpTKJ0mChfblRqcBBUXOg4zw=; b=Fi25hrLWazOotq8JNhwDXKOFPApJ8wdMMytugen5hJOMzx0cZuvuqL6Pn1Qei+fpBc zpbPAJ1YI2LDoB/yNefJXuU+k/wZMyS9mDoEJ03nG0DNdgOamlgAkz3y2L8Fyk36Uh13 7TJwc/kDnLiLE54IgmDpTemSxR/vmp4+TNZD3CIGAux/Q6cxquiJ9u4MUKk2XIMCetXR j8xM9nP7o1Bxx9x85e9bI+w9cEd/wkyMa8uAOjfS6NwaBVdfmJMOhNkJkCP1nI3obpah h6L7r69cXh69LJ7OXrCWYVLiwF/Qjh0Uc4AHrGjTA/5jmuR+SrPCZT1nzEAm4RgU9LYw eeqA== X-Gm-Message-State: ALoCoQmVxwDf1gnm6F1pW31ru+PYDbqQvXE4Qx6cgWdjp2Jgycss5752/Wy6KEU7lZVbv88Qow+T X-Received: by 10.182.209.37 with SMTP id mj5mr23434388obc.7.1404975426314; Wed, 09 Jul 2014 23:57:06 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.42.76 with SMTP id b70ls2593937qga.19.gmail; Wed, 09 Jul 2014 23:57:06 -0700 (PDT) X-Received: by 10.52.158.198 with SMTP id ww6mr27250589vdb.17.1404975426221; Wed, 09 Jul 2014 23:57:06 -0700 (PDT) Received: from mail-vc0-f169.google.com (mail-vc0-f169.google.com [209.85.220.169]) by mx.google.com with ESMTPS id tx9si22590134vcb.102.2014.07.09.23.57.06 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 09 Jul 2014 23:57:06 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.169 as permitted sender) client-ip=209.85.220.169; Received: by mail-vc0-f169.google.com with SMTP id la4so9689626vcb.14 for ; Wed, 09 Jul 2014 23:57:06 -0700 (PDT) X-Received: by 10.220.190.197 with SMTP id dj5mr43291809vcb.19.1404975426122; Wed, 09 Jul 2014 23:57:06 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp109612vcb; Wed, 9 Jul 2014 23:57:05 -0700 (PDT) X-Received: by 10.66.246.229 with SMTP id xz5mr5805039pac.119.1404975425307; Wed, 09 Jul 2014 23:57:05 -0700 (PDT) Received: from bombadil.infradead.org (bombadil.infradead.org. [2001:1868:205::9]) by mx.google.com with ESMTPS id rh7si8241749pdb.208.2014.07.09.23.57.04 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 09 Jul 2014 23:57:05 -0700 (PDT) Received-SPF: none (google.com: linux-arm-kernel-bounces+patch=linaro.org@lists.infradead.org does not designate permitted sender hosts) client-ip=2001:1868:205::9; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1X58Gc-0003GD-IQ; Thu, 10 Jul 2014 06:55:42 +0000 Received: from szxga03-in.huawei.com ([119.145.14.66]) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1X58G6-0001gn-5o for linux-arm-kernel@lists.infradead.org; Thu, 10 Jul 2014 06:55:12 +0000 Received: from 172.24.2.119 (EHLO szxeml405-hub.china.huawei.com) ([172.24.2.119]) by szxrg03-dlp.huawei.com (MOS 4.4.3-GA FastPath queued) with ESMTP id ARL48873; Thu, 10 Jul 2014 14:54:23 +0800 (CST) Received: from localhost (10.177.27.142) by szxeml405-hub.china.huawei.com (10.82.67.60) with Microsoft SMTP Server id 14.3.158.1; Thu, 10 Jul 2014 14:54:15 +0800 From: Zhen Lei To: Catalin Marinas , Will Deacon , linux-arm-kernel Subject: [PATCH v3 04/13] iommu/arm: avoid arm-smmu-base.c bound to a specific smmu Date: Thu, 10 Jul 2014 14:52:57 +0800 Message-ID: <1404975186-12032-5-git-send-email-thunder.leizhen@huawei.com> X-Mailer: git-send-email 1.8.4.msysgit.0 In-Reply-To: <1404975186-12032-1-git-send-email-thunder.leizhen@huawei.com> References: <1404975186-12032-1-git-send-email-thunder.leizhen@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.177.27.142] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A020205.53BE38A0.0063,ss=1,re=0.000,fgs=0, ip=0.0.0.0, so=2013-05-26 15:14:31, dmn=2011-05-27 18:58:46 X-Mirapoint-Loop-Id: 4a75ada5baf3d46345e976279d225ddf X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20140709_235510_834709_F91730C3 X-CRM114-Status: GOOD ( 16.89 ) X-Spam-Score: -1.4 (-) X-Spam-Report: SpamAssassin version 3.4.0 on bombadil.infradead.org summary: Content analysis details: (-1.4 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at http://www.dnswl.org/, low trust [119.145.14.66 listed in list.dnswl.org] -0.0 RCVD_IN_MSPIKE_H3 RBL: Good reputation (+3) [119.145.14.66 listed in wl.mailspike.net] -0.0 SPF_PASS SPF: sender matches SPF record -0.7 RP_MATCHES_RCVD Envelope sender domain matches handover relay domain -0.0 RCVD_IN_MSPIKE_WL Mailspike good senders Cc: Zhen Lei X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patch=linaro.org@lists.infradead.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: thunder.leizhen@huawei.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 To keep all SMMU drivers can be running at the same time, place hwdep-ops hooks in structure arm_smmu_device, so each smmu can correctly invoke the appropriate hooks at running time. Signed-off-by: Zhen Lei --- drivers/iommu/arm-smmu-base.c | 28 +++++++++++++++++---------- drivers/iommu/arm-smmu.c | 39 ++++++++++++++++++++++++++++---------- drivers/iommu/arm-smmu.h | 44 +++++++++++++++++++++++++++++++------------ 3 files changed, 79 insertions(+), 32 deletions(-) -- 1.8.0 diff --git a/drivers/iommu/arm-smmu-base.c b/drivers/iommu/arm-smmu-base.c index 2fd29e5..c6824b5 100644 --- a/drivers/iommu/arm-smmu-base.c +++ b/drivers/iommu/arm-smmu-base.c @@ -264,7 +264,7 @@ static int arm_smmu_init_domain_context(struct iommu_domain *domain, } irq = smmu->irqs[smmu->num_global_irqs + root_cfg->irptndx]; - ret = request_irq(irq, arm_smmu_context_fault, IRQF_SHARED, + ret = request_irq(irq, smmu->hwdep_ops->context_fault, IRQF_SHARED, "arm-smmu-context-fault", domain); if (IS_ERR_VALUE(ret)) { dev_err(smmu->dev, "failed to request context IRQ %d (%u)\n", @@ -274,7 +274,7 @@ static int arm_smmu_init_domain_context(struct iommu_domain *domain, } root_cfg->smmu = smmu; - arm_smmu_init_context_bank(smmu_domain); + smmu->hwdep_ops->init_context_bank(smmu_domain); return ret; out_free_context: @@ -425,7 +425,7 @@ static int arm_smmu_attach_dev(struct iommu_domain *domain, struct device *dev) if (!master) return -ENODEV; - return arm_smmu_domain_add_master(smmu_domain, master); + return device_smmu->hwdep_ops->domain_add_master(smmu_domain, master); err_unlock: spin_unlock_irqrestore(&smmu_domain->lock, flags); @@ -436,10 +436,11 @@ static void arm_smmu_detach_dev(struct iommu_domain *domain, struct device *dev) { struct arm_smmu_domain *smmu_domain = domain->priv; struct arm_smmu_master *master; + struct arm_smmu_device *smmu = smmu_domain->root_cfg.smmu; master = find_smmu_master(smmu_domain->leaf_smmu, dev->of_node); if (master) - arm_smmu_domain_remove_master(smmu_domain, master); + smmu->hwdep_ops->domain_remove_master(smmu_domain, master); } static bool arm_smmu_pte_is_contiguous_range(unsigned long addr, @@ -694,9 +695,10 @@ static size_t arm_smmu_unmap(struct iommu_domain *domain, unsigned long iova, { int ret; struct arm_smmu_domain *smmu_domain = domain->priv; + struct arm_smmu_device *smmu = smmu_domain->root_cfg.smmu; ret = arm_smmu_handle_mapping(smmu_domain, iova, 0, size, 0); - arm_smmu_tlb_inv_context(&smmu_domain->root_cfg); + smmu->hwdep_ops->tlb_inv_context(&smmu_domain->root_cfg); return ret ? 0 : size; } @@ -823,7 +825,8 @@ static struct iommu_ops arm_smmu_ops = { PAGE_SIZE), }; -int arm_smmu_device_dt_probe(struct platform_device *pdev) +int arm_smmu_device_dt_probe(struct platform_device *pdev, + struct smmu_hwdep_ops *ops) { struct resource *res; struct arm_smmu_device *smmu; @@ -901,7 +904,9 @@ int arm_smmu_device_dt_probe(struct platform_device *pdev) if (dev_node) smmu->parent_of_node = dev_node; - err = arm_smmu_device_cfg_probe(smmu); + smmu->hwdep_ops = ops; + + err = smmu->hwdep_ops->device_cfg_probe(smmu); if (err) goto out_put_parent; @@ -918,7 +923,7 @@ int arm_smmu_device_dt_probe(struct platform_device *pdev) for (i = 0; i < smmu->num_global_irqs; ++i) { err = request_irq(smmu->irqs[i], - arm_smmu_global_fault, + smmu->hwdep_ops->global_fault, IRQF_SHARED, "arm-smmu global fault", smmu); @@ -934,7 +939,10 @@ int arm_smmu_device_dt_probe(struct platform_device *pdev) list_add(&smmu->list, &arm_smmu_devices); spin_unlock(&arm_smmu_devices_lock); - arm_smmu_device_reset(smmu); + err = smmu->hwdep_ops->device_reset(smmu); + if (err) + goto out_free_irqs; + return 0; out_free_irqs: @@ -991,7 +999,7 @@ int arm_smmu_device_remove(struct platform_device *pdev) free_irq(smmu->irqs[i], smmu); /* Turn the thing off */ - return arm_smmu_device_unload(smmu); + return smmu->hwdep_ops->device_remove(smmu); } int __init arm_smmu_ops_init(void) diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c index c368e82..d08149d 100644 --- a/drivers/iommu/arm-smmu.c +++ b/drivers/iommu/arm-smmu.c @@ -240,7 +240,7 @@ static void arm_smmu_tlb_sync(struct arm_smmu_device *smmu) } } -void arm_smmu_tlb_inv_context(struct arm_smmu_cfg *cfg) +static void arm_smmu_tlb_inv_context(struct arm_smmu_cfg *cfg) { struct arm_smmu_device *smmu = cfg->smmu; void __iomem *base = ARM_SMMU_GR0(smmu); @@ -259,7 +259,7 @@ void arm_smmu_tlb_inv_context(struct arm_smmu_cfg *cfg) arm_smmu_tlb_sync(smmu); } -irqreturn_t arm_smmu_context_fault(int irq, void *dev) +static irqreturn_t arm_smmu_context_fault(int irq, void *dev) { int flags, ret; u32 fsr, far, fsynr, resume; @@ -312,7 +312,7 @@ irqreturn_t arm_smmu_context_fault(int irq, void *dev) return ret; } -irqreturn_t arm_smmu_global_fault(int irq, void *dev) +static irqreturn_t arm_smmu_global_fault(int irq, void *dev) { u32 gfsr, gfsynr0, gfsynr1, gfsynr2; struct arm_smmu_device *smmu = dev; @@ -336,7 +336,7 @@ irqreturn_t arm_smmu_global_fault(int irq, void *dev) return IRQ_HANDLED; } -void arm_smmu_init_context_bank(struct arm_smmu_domain *smmu_domain) +static void arm_smmu_init_context_bank(struct arm_smmu_domain *smmu_domain) { u32 reg; bool stage1; @@ -604,7 +604,7 @@ static void arm_smmu_bypass_stream_mapping(struct arm_smmu_device *smmu, } } -int arm_smmu_domain_add_master(struct arm_smmu_domain *smmu_domain, +static int arm_smmu_domain_add_master(struct arm_smmu_domain *smmu_domain, struct arm_smmu_master *master) { int i, ret; @@ -642,7 +642,7 @@ int arm_smmu_domain_add_master(struct arm_smmu_domain *smmu_domain, return 0; } -void arm_smmu_domain_remove_master(struct arm_smmu_domain *smmu_domain, +static void arm_smmu_domain_remove_master(struct arm_smmu_domain *smmu_domain, struct arm_smmu_master *master) { struct arm_smmu_device *smmu = smmu_domain->root_cfg.smmu; @@ -655,7 +655,7 @@ void arm_smmu_domain_remove_master(struct arm_smmu_domain *smmu_domain, arm_smmu_master_free_smrs(smmu, master); } -void arm_smmu_device_reset(struct arm_smmu_device *smmu) +static int arm_smmu_device_reset(struct arm_smmu_device *smmu) { void __iomem *gr0_base = ARM_SMMU_GR0(smmu); void __iomem *cb_base; @@ -704,6 +704,8 @@ void arm_smmu_device_reset(struct arm_smmu_device *smmu) /* Push the button */ arm_smmu_tlb_sync(smmu); writel(reg, ARM_SMMU_GR0_NS(smmu) + ARM_SMMU_GR0_sCR0); + + return 0; } static u32 arm_smmu_id_size_to_bits(u32 size) @@ -725,7 +727,7 @@ static u32 arm_smmu_id_size_to_bits(u32 size) } } -int arm_smmu_device_cfg_probe(struct arm_smmu_device *smmu) +static int arm_smmu_device_cfg_probe(struct arm_smmu_device *smmu) { u32 size; void __iomem *gr0_base = ARM_SMMU_GR0(smmu); @@ -869,13 +871,25 @@ int arm_smmu_device_cfg_probe(struct arm_smmu_device *smmu) return 0; } -int arm_smmu_device_unload(struct arm_smmu_device *smmu) +static int arm_smmu_device_unload(struct arm_smmu_device *smmu) { writel(sCR0_CLIENTPD, ARM_SMMU_GR0_NS(smmu) + ARM_SMMU_GR0_sCR0); return 0; } +static struct smmu_hwdep_ops arm_smmu_hwdep_ops = { + .tlb_inv_context = arm_smmu_tlb_inv_context, + .context_fault = arm_smmu_context_fault, + .global_fault = arm_smmu_global_fault, + .init_context_bank = arm_smmu_init_context_bank, + .domain_add_master = arm_smmu_domain_add_master, + .domain_remove_master = arm_smmu_domain_remove_master, + .device_reset = arm_smmu_device_reset, + .device_cfg_probe = arm_smmu_device_cfg_probe, + .device_remove = arm_smmu_device_unload, +}; + #ifdef CONFIG_OF static struct of_device_id arm_smmu_of_match[] = { { .compatible = "arm,smmu-v1", }, @@ -887,13 +901,18 @@ static struct of_device_id arm_smmu_of_match[] = { MODULE_DEVICE_TABLE(of, arm_smmu_of_match); #endif +static int arm_smmu_device_probe(struct platform_device *pdev) +{ + return arm_smmu_device_dt_probe(pdev, &arm_smmu_hwdep_ops); +} + static struct platform_driver arm_smmu_driver = { .driver = { .owner = THIS_MODULE, .name = "arm-smmu", .of_match_table = of_match_ptr(arm_smmu_of_match), }, - .probe = arm_smmu_device_dt_probe, + .probe = arm_smmu_device_probe, .remove = arm_smmu_device_remove, }; diff --git a/drivers/iommu/arm-smmu.h b/drivers/iommu/arm-smmu.h index 37d9a46..ca35694 100644 --- a/drivers/iommu/arm-smmu.h +++ b/drivers/iommu/arm-smmu.h @@ -142,10 +142,14 @@ struct arm_smmu_master { struct arm_smmu_smr *smrs; }; +struct smmu_hwdep_ops; + struct arm_smmu_device { struct device *dev; struct device_node *parent_of_node; + struct smmu_hwdep_ops *hwdep_ops; + void __iomem *base; u32 size; u32 pagesize; @@ -206,25 +210,41 @@ struct arm_smmu_domain { spinlock_t lock; }; +/** + * struct smmu_hwdep_ops - smmu hardware dependent ops + * @tlb_inv_context: invalid smmu context bank tlb + * @context_fault: context fault handler + * @global_fault: global fault handler + * @init_context_bank: init a context bank + * @domain_add_master: add a master into a domain + * @domain_remove_master: remove a master from a domain + * @device_reset: initialize a smmu + * @device_cfg_probe: probe hardware configuration + * @device_remove: turn off a smmu and reclaim associated resources + */ +struct smmu_hwdep_ops { + void (*tlb_inv_context)(struct arm_smmu_cfg *cfg); + irqreturn_t (*context_fault)(int irq, void *dev); + irqreturn_t (*global_fault)(int irq, void *dev); + void (*init_context_bank)(struct arm_smmu_domain *smmu_domain); + int (*domain_add_master)(struct arm_smmu_domain *smmu_domain, + struct arm_smmu_master *master); + void (*domain_remove_master)(struct arm_smmu_domain *smmu_domain, + struct arm_smmu_master *master); + int (*device_reset)(struct arm_smmu_device *smmu); + int (*device_cfg_probe)(struct arm_smmu_device *smmu); + int (*device_remove)(struct arm_smmu_device *smmu); +}; + extern int __arm_smmu_alloc_bitmap(unsigned long *map, int start, int end); extern void __arm_smmu_free_bitmap(unsigned long *map, int idx); extern struct arm_smmu_device *find_parent_smmu(struct arm_smmu_device *smmu); extern void arm_smmu_flush_pgtable(struct arm_smmu_device *smmu, void *addr, size_t size); -extern int arm_smmu_device_cfg_probe(struct arm_smmu_device *smmu); -extern int arm_smmu_device_dt_probe(struct platform_device *pdev); +extern int arm_smmu_device_dt_probe(struct platform_device *pdev, + struct smmu_hwdep_ops *ops); extern int arm_smmu_device_remove(struct platform_device *pdev); -extern void arm_smmu_tlb_inv_context(struct arm_smmu_cfg *cfg); -extern irqreturn_t arm_smmu_context_fault(int irq, void *dev); -extern irqreturn_t arm_smmu_global_fault(int irq, void *dev); -extern void arm_smmu_init_context_bank(struct arm_smmu_domain *smmu_domain); extern void arm_smmu_destroy_domain_context(struct iommu_domain *domain); -extern int arm_smmu_domain_add_master(struct arm_smmu_domain *smmu_domain, - struct arm_smmu_master *master); -extern void arm_smmu_domain_remove_master(struct arm_smmu_domain *smmu_domain, - struct arm_smmu_master *master); -extern void arm_smmu_device_reset(struct arm_smmu_device *smmu); -extern int arm_smmu_device_unload(struct arm_smmu_device *smmu); extern int __init arm_smmu_ops_init(void); #endif