From patchwork Wed Jun 10 14:04:06 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 49701 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f200.google.com (mail-lb0-f200.google.com [209.85.217.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1ED4120C81 for ; Wed, 10 Jun 2015 14:05:30 +0000 (UTC) Received: by lbcue7 with SMTP id ue7sf12634260lbc.3 for ; Wed, 10 Jun 2015 07:05:29 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=Qm5bddX4WqC1PYFDJDMpZIF2GS8Gajzen5TBN9AyGys=; b=Yui2nSt1tsTf9yl0h5SS3383CYwYL/ZBkQmmR/VzbuL7s/zdO9GlWxEvskFoVgVqHx 4aXDaznXiEC7VsB0SD/U6XIV3WclkPg2cEH1QwYrYsymm01xKE3dnjQjhKzRBo5rnp2N lcw/u7Kgvefm5lVSOj9ZWL0ejf7OEVQKiEDIIh20AMiKF8oQWPpNGR4rQrtlAM1tpc/H QMtLBkqAaPtQTRtkj8XTZjhsUX9089SrGrOppAKD2vqCs/w7sZRmwsz4w9X+W5xvE2sp dDRgXjIF1nL1WEyanuWKNA2pLmar1qmEf3RG/W0OsJ4e5tyb4VuxDb8XHDNZXBfLaX2y d93g== X-Gm-Message-State: ALoCoQk/xSoskJwLLJ+l/qyKTSwiaikQIPnqnONNhKX6JJm8Z7697K4KDYJ8x5ZjW+ZgQC2BiRj5 X-Received: by 10.194.58.164 with SMTP id s4mr3134107wjq.3.1433945129072; Wed, 10 Jun 2015 07:05:29 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.42.163 with SMTP id p3ls207502lal.27.gmail; Wed, 10 Jun 2015 07:05:28 -0700 (PDT) X-Received: by 10.112.105.104 with SMTP id gl8mr4241898lbb.81.1433945128885; Wed, 10 Jun 2015 07:05:28 -0700 (PDT) Received: from mail-la0-f42.google.com (mail-la0-f42.google.com. [209.85.215.42]) by mx.google.com with ESMTPS id ln2si9129891lac.42.2015.06.10.07.05.28 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 10 Jun 2015 07:05:28 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) client-ip=209.85.215.42; Received: by laew7 with SMTP id w7so33860280lae.1 for ; Wed, 10 Jun 2015 07:05:28 -0700 (PDT) X-Received: by 10.112.209.106 with SMTP id ml10mr4173221lbc.112.1433945128741; Wed, 10 Jun 2015 07:05:28 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp3358536lbb; Wed, 10 Jun 2015 07:05:27 -0700 (PDT) X-Received: by 10.66.141.48 with SMTP id rl16mr5885297pab.147.1433945127047; Wed, 10 Jun 2015 07:05:27 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id nb8si14158150pdb.250.2015.06.10.07.05.25; Wed, 10 Jun 2015 07:05:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965081AbbFJOFU (ORCPT + 28 others); Wed, 10 Jun 2015 10:05:20 -0400 Received: from mail-wg0-f44.google.com ([74.125.82.44]:34773 "EHLO mail-wg0-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S965023AbbFJOEe (ORCPT ); Wed, 10 Jun 2015 10:04:34 -0400 Received: by wgv5 with SMTP id 5so36676561wgv.1 for ; Wed, 10 Jun 2015 07:04:32 -0700 (PDT) X-Received: by 10.181.29.100 with SMTP id jv4mr8746811wid.4.1433945072262; Wed, 10 Jun 2015 07:04:32 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id j7sm14695054wjz.11.2015.06.10.07.04.30 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 10 Jun 2015 07:04:31 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, devicetree@vger.kernel.org, hugues.fruchet@st.com Subject: [PATCH 9/9] ARM: STi: DT: Add STiH407 family mtsin0 pinctrl configuration Date: Wed, 10 Jun 2015 15:04:06 +0100 Message-Id: <1433945046-19855-10-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1433945046-19855-1-git-send-email-peter.griffin@linaro.org> References: <1433945046-19855-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , mtsin0 channel can only be configured for parallel data transfer. Signed-off-by: Peter Griffin --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index af7f5f7..9494b35 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -607,6 +607,25 @@ }; }; }; + + mtsin0 { + pinctrl_mtsin0_parallel: mtsin0_parallel { + st,pins { + DATA7 = <&pio10 4 ALT3 IN SE_NICLK_IO 0 CLK_A>; + DATA6 = <&pio10 5 ALT3 IN SE_NICLK_IO 0 CLK_A>; + DATA5 = <&pio10 6 ALT3 IN SE_NICLK_IO 0 CLK_A>; + DATA4 = <&pio10 7 ALT3 IN SE_NICLK_IO 0 CLK_A>; + DATA3 = <&pio11 0 ALT3 IN SE_NICLK_IO 0 CLK_A>; + DATA2 = <&pio11 1 ALT3 IN SE_NICLK_IO 0 CLK_A>; + DATA1 = <&pio11 2 ALT3 IN SE_NICLK_IO 0 CLK_A>; + DATA0 = <&pio11 3 ALT3 IN SE_NICLK_IO 0 CLK_A>; + CLKIN = <&pio10 3 ALT3 IN CLKNOTDATA 0 CLK_A>; + VALID = <&pio10 1 ALT3 IN SE_NICLK_IO 0 CLK_A>; + ERROR = <&pio10 0 ALT3 IN SE_NICLK_IO 0 CLK_A>; + PKCLK = <&pio10 2 ALT3 IN SE_NICLK_IO 0 CLK_A>; + }; + }; + }; }; pin-controller-front1 {