From patchwork Wed Jun 10 14:04:04 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 49699 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f70.google.com (mail-wg0-f70.google.com [74.125.82.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 6477820C81 for ; Wed, 10 Jun 2015 14:05:16 +0000 (UTC) Received: by wgv5 with SMTP id 5sf12311777wgv.0 for ; Wed, 10 Jun 2015 07:05:15 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=EwuvttYch08RfksuJUVGSCz0zK1K9a+CBHM2vV8Xc/k=; b=VV5ckg1jDgBxxYnDrguDZZN7DDMjbcd4VbGCueU4TGLfPIfGePONwzCwPM+Y1buerG 40w9f+ztRyyhTlZYP7l4+AiWsA0Nncj4fVQ/RrdidEm3zlGvILJacGqm+WlkWhka4njz y3kN+xIoUD07jNIRZwxQQ8H8naPWPBay/lzXweKQBG5UvCsS/PA1ywQix8xkPPC7lzrz dtwCQWEEYNOFkrTw3kqrrZm+1C7BfvDb56s3EWPFSiIpn6MF9SyfptJ1HUkyzhR/4FsO 6hdkhFXrLDk2sSwAInnQrccZ/xRINPIUYVE7PBXby5fPih857OVIqUDYa4N8iNoh14P5 KYnw== X-Gm-Message-State: ALoCoQn8UtjYNEbQ2B9rizXKlZAzmx6XGftNg1+dm0WWYvFtK/653TF6r3lXg9YRrHmIsm09QlQo X-Received: by 10.180.19.72 with SMTP id c8mr22208269wie.2.1433945115728; Wed, 10 Jun 2015 07:05:15 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.20.201 with SMTP id p9ls246576lae.42.gmail; Wed, 10 Jun 2015 07:05:15 -0700 (PDT) X-Received: by 10.152.206.10 with SMTP id lk10mr4218138lac.90.1433945115567; Wed, 10 Jun 2015 07:05:15 -0700 (PDT) Received: from mail-la0-f50.google.com (mail-la0-f50.google.com. [209.85.215.50]) by mx.google.com with ESMTPS id m5si9091473laf.170.2015.06.10.07.05.15 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 10 Jun 2015 07:05:15 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) client-ip=209.85.215.50; Received: by labpy14 with SMTP id py14so33957047lab.0 for ; Wed, 10 Jun 2015 07:05:15 -0700 (PDT) X-Received: by 10.112.155.197 with SMTP id vy5mr4169062lbb.29.1433945115439; Wed, 10 Jun 2015 07:05:15 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp3358401lbb; Wed, 10 Jun 2015 07:05:14 -0700 (PDT) X-Received: by 10.68.209.130 with SMTP id mm2mr6099518pbc.88.1433945113736; Wed, 10 Jun 2015 07:05:13 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id av1si14141230pbd.182.2015.06.10.07.05.12; Wed, 10 Jun 2015 07:05:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965033AbbFJOEg (ORCPT + 7 others); Wed, 10 Jun 2015 10:04:36 -0400 Received: from mail-wi0-f174.google.com ([209.85.212.174]:35799 "EHLO mail-wi0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S964982AbbFJOE3 (ORCPT ); Wed, 10 Jun 2015 10:04:29 -0400 Received: by wiga1 with SMTP id a1so49659423wig.0 for ; Wed, 10 Jun 2015 07:04:28 -0700 (PDT) X-Received: by 10.194.191.201 with SMTP id ha9mr6707833wjc.20.1433945068504; Wed, 10 Jun 2015 07:04:28 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id j7sm14695054wjz.11.2015.06.10.07.04.27 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 10 Jun 2015 07:04:27 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, devicetree@vger.kernel.org, hugues.fruchet@st.com Subject: [PATCH 7/9] ARM: STi: DT: Add STiH407 family tsout0 pinctrl configuration Date: Wed, 10 Jun 2015 15:04:04 +0100 Message-Id: <1433945046-19855-8-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1433945046-19855-1-git-send-email-peter.griffin@linaro.org> References: <1433945046-19855-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , tsout0 channel can be configured for either serial or parallel data transfer. Both pin configurations are provided. Signed-off-by: Peter Griffin --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index 87d0722..85cd9fc 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -567,6 +567,34 @@ }; }; }; + + tsout0 { + pinctrl_tsout0_parallel: tsout0_parallel { + st,pins { + DATA7 = <&pio12 0 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + DATA6 = <&pio12 1 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + DATA5 = <&pio12 2 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + DATA4 = <&pio12 3 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + DATA3 = <&pio12 4 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + DATA2 = <&pio12 5 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + DATA1 = <&pio12 6 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + DATA0 = <&pio12 7 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + CLKIN = <&pio11 7 ALT3 OUT NICLK 0 CLK_A>; + VALID = <&pio11 5 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + ERROR = <&pio11 4 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + PKCLK = <&pio11 6 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + }; + }; + pinctrl_tsout0_serial: tsout0_serial { + st,pins { + DATA7 = <&pio12 0 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + CLKIN = <&pio11 7 ALT3 OUT NICLK 0 CLK_A>; + VALID = <&pio11 5 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + ERROR = <&pio11 4 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + PKCLK = <&pio11 6 ALT3 OUT SE_NICLK_IO 0 CLK_A>; + }; + }; + }; }; pin-controller-front1 {