From patchwork Thu Jul 30 17:08:52 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 51713 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f199.google.com (mail-lb0-f199.google.com [209.85.217.199]) by patches.linaro.org (Postfix) with ESMTPS id 4F6AD22DB5 for ; Thu, 30 Jul 2015 17:13:00 +0000 (UTC) Received: by lbcut9 with SMTP id ut9sf4964177lbc.3 for ; Thu, 30 Jul 2015 10:12:59 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=4PfD01La4xD5QitTFDmdfHZFpNvxmpDrGO0uKOBnwR4=; b=HBXxpu74W2e/qgwuL8upnp7NJ+LUZ1VCuhRmMjEHYNNp84Bf34vZjB65tC4Kg+btfz SWfNmOBuZFfuOLUbz2tP+5WCiVR3lfsnTpBN5LAO5Irg8qURtW1t1khptWSvmKiIrQdF Lm8U4HmKXrGS2zcH+1XX/7xoXP2roRRN2paL/2WJuse+bnp1BPLTYiMk91TlLCIWy7OB Qr3bC9AMEvyIxDpg53wPbdqpG1vyIDYmNuglvHW5Y7kq0N6H0dCc12ML6Xm2/5dXUNYO XG9RfSSvh4QLCpwOu7qBoif9guKGUke6gTHDrON2paMukNf/q1hfdDfrJtNfg+ummjor ZkRw== X-Gm-Message-State: ALoCoQmDJCQ7nWxe1ZzkSYO7B88Pp27JkXL28SB1XV7CkZhY5ZGDOPazOB1qAH6pCNDHJP6zloPD X-Received: by 10.180.90.106 with SMTP id bv10mr1399692wib.6.1438276379278; Thu, 30 Jul 2015 10:12:59 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.44.169 with SMTP id f9ls215256lam.93.gmail; Thu, 30 Jul 2015 10:12:58 -0700 (PDT) X-Received: by 10.152.21.71 with SMTP id t7mr39160732lae.118.1438276378856; Thu, 30 Jul 2015 10:12:58 -0700 (PDT) Received: from mail-la0-f48.google.com (mail-la0-f48.google.com. [209.85.215.48]) by mx.google.com with ESMTPS id xk9si1292918lac.145.2015.07.30.10.12.58 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 30 Jul 2015 10:12:58 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.48 as permitted sender) client-ip=209.85.215.48; Received: by lagw2 with SMTP id w2so29142377lag.3 for ; Thu, 30 Jul 2015 10:12:58 -0700 (PDT) X-Received: by 10.112.219.70 with SMTP id pm6mr44472664lbc.41.1438276378605; Thu, 30 Jul 2015 10:12:58 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.7.198 with SMTP id l6csp744907lba; Thu, 30 Jul 2015 10:12:57 -0700 (PDT) X-Received: by 10.50.61.195 with SMTP id s3mr7001764igr.62.1438276376935; Thu, 30 Jul 2015 10:12:56 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u7si3656303pdl.135.2015.07.30.10.12.55; Thu, 30 Jul 2015 10:12:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-media-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754879AbbG3RMy (ORCPT + 4 others); Thu, 30 Jul 2015 13:12:54 -0400 Received: from mail-wi0-f173.google.com ([209.85.212.173]:37590 "EHLO mail-wi0-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754880AbbG3RJK (ORCPT ); Thu, 30 Jul 2015 13:09:10 -0400 Received: by wibud3 with SMTP id ud3so638634wib.0 for ; Thu, 30 Jul 2015 10:09:09 -0700 (PDT) X-Received: by 10.181.13.109 with SMTP id ex13mr8559296wid.39.1438276149607; Thu, 30 Jul 2015 10:09:09 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by smtp.gmail.com with ESMTPSA id lm16sm82853wic.18.2015.07.30.10.09.08 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 30 Jul 2015 10:09:09 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com, mchehab@osg.samsung.com, m.krufky@samsung.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, hugues.fruchet@st.com, linux-media@vger.kernel.org, devicetree@vger.kernel.org, joe@perches.com Subject: [PATCH v2 02/11] [media] stv0367: Add support for 16Mhz reference clock Date: Thu, 30 Jul 2015 18:08:52 +0100 Message-Id: <1438276141-16902-3-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1438276141-16902-1-git-send-email-peter.griffin@linaro.org> References: <1438276141-16902-1-git-send-email-peter.griffin@linaro.org> Sender: linux-media-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-media@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.48 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The B2100A dvb NIM card from ST has 2x stv0367 demodulators and 2x TDA18212 silicon tuners, with a 16Mhz crystal. To get this working properly with the upstream driver we need to add support for the 16Mhz reference clock. Signed-off-by: Peter Griffin --- drivers/media/dvb-frontends/stv0367.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/media/dvb-frontends/stv0367.c b/drivers/media/dvb-frontends/stv0367.c index 9a49db1..44cb73f 100644 --- a/drivers/media/dvb-frontends/stv0367.c +++ b/drivers/media/dvb-frontends/stv0367.c @@ -1554,6 +1554,11 @@ static int stv0367ter_init(struct dvb_frontend *fe) switch (state->config->xtal) { /*set internal freq to 53.125MHz */ + case 16000000: + stv0367_writereg(state, R367TER_PLLMDIV, 0x2); + stv0367_writereg(state, R367TER_PLLNDIV, 0x1b); + stv0367_writereg(state, R367TER_PLLSETUP, 0x18); + break; case 25000000: stv0367_writereg(state, R367TER_PLLMDIV, 0xa); stv0367_writereg(state, R367TER_PLLNDIV, 0x55);