From patchwork Fri Sep 11 17:06:33 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 53485 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f199.google.com (mail-lb0-f199.google.com [209.85.217.199]) by patches.linaro.org (Postfix) with ESMTPS id 4A867215BF for ; Fri, 11 Sep 2015 17:08:00 +0000 (UTC) Received: by lbcjc2 with SMTP id jc2sf26424552lbc.0 for ; Fri, 11 Sep 2015 10:07:59 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=k9tsY4TNxb6+0rtu6Xrn2DfeSztDA4pFDE97onXjWgo=; b=RhxHEDRsa0Z3bTZFQ3GmuCZpwtpvGUf1nHSv4HtxvW2RgKVQIs4yYQUZt9NpwDW3xT f+ZEAVTanjSyuDpnKOjsTMiEcIccj2kkHHhxYD0uqR2LWohRpLvNmMwReFyY4ZmPmevq qlEUct9EK6guJRzlIH3YFGeQIPD/N8CZyB0X5LrPQC6jJxTCilCjmLIvwgWg+Ghk8xGy idhUa21yt/zZq2cg2wRS/84gfLneu+BE5AebAXIqWykkb5DdguWNbBpWw7feUmSpxzOb UBVnfacGI20DyMzIOaYWdkVBtb+A0PZVmacjqWFFYeXQQONjuv+Z28h34Vt/3oHWNxrE p9qQ== X-Gm-Message-State: ALoCoQkLgF+ICkGpYXnOjvC19BRq0eYv8Ked33eAnopyIPHw2ga3RvRCMCxVMPuVpQMFNCBTovA5 X-Received: by 10.180.35.132 with SMTP id h4mr2701853wij.5.1441991279236; Fri, 11 Sep 2015 10:07:59 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.19.231 with SMTP id i7ls364469lae.1.gmail; Fri, 11 Sep 2015 10:07:58 -0700 (PDT) X-Received: by 10.152.45.69 with SMTP id k5mr43146682lam.13.1441991278936; Fri, 11 Sep 2015 10:07:58 -0700 (PDT) Received: from mail-la0-f50.google.com (mail-la0-f50.google.com. [209.85.215.50]) by mx.google.com with ESMTPS id v3si791030lae.124.2015.09.11.10.07.58 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 11 Sep 2015 10:07:58 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) client-ip=209.85.215.50; Received: by lagj9 with SMTP id j9so52851070lag.2 for ; Fri, 11 Sep 2015 10:07:58 -0700 (PDT) X-Received: by 10.112.131.98 with SMTP id ol2mr43825199lbb.56.1441991278841; Fri, 11 Sep 2015 10:07:58 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1733616lbq; Fri, 11 Sep 2015 10:07:57 -0700 (PDT) X-Received: by 10.107.148.7 with SMTP id w7mr6264896iod.82.1441991277795; Fri, 11 Sep 2015 10:07:57 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 26si1175838ioj.119.2015.09.11.10.07.57; Fri, 11 Sep 2015 10:07:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752850AbbIKRHz (ORCPT + 7 others); Fri, 11 Sep 2015 13:07:55 -0400 Received: from mail-wi0-f176.google.com ([209.85.212.176]:35928 "EHLO mail-wi0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753816AbbIKRHK (ORCPT ); Fri, 11 Sep 2015 13:07:10 -0400 Received: by wicgb1 with SMTP id gb1so70448700wic.1 for ; Fri, 11 Sep 2015 10:07:09 -0700 (PDT) X-Received: by 10.180.216.108 with SMTP id op12mr6426282wic.43.1441991229337; Fri, 11 Sep 2015 10:07:09 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by smtp.gmail.com with ESMTPSA id c11sm87994wib.1.2015.09.11.10.07.08 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 11 Sep 2015 10:07:08 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, devicetree@vger.kernel.org, Giuseppe Cavallaro Subject: [PATCH 10/11] ARM: DT: STiH407: Add RMII pinctrl support Date: Fri, 11 Sep 2015 18:06:33 +0100 Message-Id: <1441991194-11948-11-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1441991194-11948-1-git-send-email-peter.griffin@linaro.org> References: <1441991194-11948-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds the RMII pinctrl support for the Synopsys MAC on STiH407 SoCs. Signed-off-by: Giuseppe Cavallaro Signed-off-by: Peter Griffin Acked-by: Lee Jones --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index 473f2ea..e80cac5 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -256,6 +256,33 @@ phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>; }; }; + + pinctrl_rmii1: rmii1-0 { + st,pins { + txd0 = <&pio0 0 ALT1 OUT SE_NICLK_IO 0 CLK_A>; + txd1 = <&pio0 1 ALT1 OUT SE_NICLK_IO 0 CLK_A>; + txen = <&pio0 5 ALT1 OUT SE_NICLK_IO 0 CLK_A>; + mdio = <&pio1 0 ALT1 OUT BYPASS 0>; + mdc = <&pio1 1 ALT1 OUT NICLK 0 CLK_A>; + mdint = <&pio1 3 ALT1 IN BYPASS 0>; + rxd0 = <&pio1 4 ALT1 IN SE_NICLK_IO 0 CLK_B>; + rxd1 = <&pio1 5 ALT1 IN SE_NICLK_IO 0 CLK_B>; + rxdv = <&pio2 0 ALT1 IN SE_NICLK_IO 0 CLK_B>; + rx_er = <&pio2 1 ALT1 IN SE_NICLK_IO 0 CLK_A>; + }; + }; + + pinctrl_rmii1_phyclk: rmii1_phyclk { + st,pins { + phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>; + }; + }; + + pinctrl_rmii1_phyclk_ext: rmii1_phyclk_ext { + st,pins { + phyclk = <&pio2 3 ALT2 IN NICLK 0 CLK_A>; + }; + }; }; pwm1 {