From patchwork Thu Mar 18 12:43:39 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 404015 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp443310jai; Thu, 18 Mar 2021 05:44:56 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxMHCL5FkKzEh9nzd0ZWfki7oOqKQjON62136PSfPT2o31Knk+/kOYKNzDu1qAyn09xdfg8 X-Received: by 2002:a05:6402:38d:: with SMTP id o13mr3367262edv.337.1616071495951; Thu, 18 Mar 2021 05:44:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616071495; cv=none; d=google.com; s=arc-20160816; b=oDrmyXJ7ldrB1ZgkSevZwGaawubbc6YVbyX6uzisBKUoRRzCuEFHjABu+rCZhuuVqK gjNgkBDw2GJVqiEyDapQYDeb4iSkx2dOANru7B+uZQuFfJV2nbuIFRIJUdVaEGe2LYsx ASo+8wcSg/+fXyHn7bEwyK8YdQ6uuTyiFXTMRPcOfdGOHG9upXeXVCydld/KoDfci2jh ott2wRx3PvzHBZNobKUnn5HxG7NRYXqiTQVtLS6uI+SQMkgr42Hokt0NHQIaSnXns8rG kqDnzAVztXKEtekxZEt1Yh9bXVkoxHSLQBkfu6max91PmUa9SFXkGYEMJk3XlI+Ht/Ah wcaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=4PFxTjdA6OPYv/Z0HQ6IxtumbuUjcIrZvu9tDP9b6fc=; b=Zolh8y/bv/9eGZ4/vo8jNdxH7vDn8/ywZsXumc45fAigMrs81eqaQez0WbZyP1sp/J RpLpLtAUSIIlVdKg7lh9YLTYbJhFzbPFBX5/3LN2xFi/0FA7ofDJn3Qb8V+sUCK341u+ rigQQTUv0whsxehAW/JbLenJGJuHlvGUJMIlHsXRXCXUFDDNxYLgv+ij4VxCoxQhJuuv oL5dQbvyhszPbo6LuJVhVK8rWUJOiolWEFcC4RTfsESAKq23G9wFHthfqqEcjQ/XRTMz t/HqYYygCj8d+++HH5XFmh8yLSB/nVHf8G94sF0ZQBCuNofjmh6eG3mHH+nTai1iz+AZ BzOA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hSbnLUfx; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y21si1526558edo.16.2021.03.18.05.44.55; Thu, 18 Mar 2021 05:44:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hSbnLUfx; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231127AbhCRMoY (ORCPT + 16 others); Thu, 18 Mar 2021 08:44:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59904 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229745AbhCRMnz (ORCPT ); Thu, 18 Mar 2021 08:43:55 -0400 Received: from mail-pl1-x631.google.com (mail-pl1-x631.google.com [IPv6:2607:f8b0:4864:20::631]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 17CB0C06175F for ; Thu, 18 Mar 2021 05:43:55 -0700 (PDT) Received: by mail-pl1-x631.google.com with SMTP id t20so1245485plr.13 for ; Thu, 18 Mar 2021 05:43:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=4PFxTjdA6OPYv/Z0HQ6IxtumbuUjcIrZvu9tDP9b6fc=; b=hSbnLUfx8+yxJLMol5fTrHmYGhroPthMYISrambq8F0GJ8XtZBcTNTznPi4Cp/HFMa VKNffNvhiiqtFZCxzMyL4JCg11/Gd/tBrcGadlbyc4hjCj2Ta/98ALTlgXiDdEZmUajH /8YGadEFTn33ORLQZCoVMHCaxWEcWqPIOdaEEaxNNBrPWljx9Y7pPEa2wMeJew/DNxIR Bmh7JTsMnx3k/rd+LGZ4dY+p+b+DV6j58puabVoz6tszs//joOUysyDo/YRQEe9vbm0Z mH4tB0c7O20iPs+0LOs2MOUGin453G4QKm9u/GRXFXmwsaKdv4DZxqmsEz5GsPPI4U1f f6uQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=4PFxTjdA6OPYv/Z0HQ6IxtumbuUjcIrZvu9tDP9b6fc=; b=dwh7Mf600RNV7AoGXJqgLTlTw61bZV8Q/Cq5YP9V5be3n9RzHkjQC0RrCriK0PgABJ sKer76mzAuHBFiWdFzgDIBW5zsm+RpIw0TUoyPKxN32sxRiTfZ7iGISpylFkh/LvsxgG GgXj6vnb6ruS5iyvhd/UI1PrqyZzqf89UB3X4glfEJE/WvnXnaLWN/eNtGrac6DUxXuh VFp+4PdZakUW7EWHI4P1Uq07PXbVQGJ4+BvtkWogivp6paxPxn8k06ofvPeeC5EfYS4S GC1GUmUgFnifjX8gGc75/0mPuyPPAlOPBHf50qXpp7JZsuYTA5EYau22FVcXk7q6i/Hr +V/A== X-Gm-Message-State: AOAM531Cg/3PC7axX92yuUiupnmFKUkVsWquxGO1R2wkEvB90O5Uu4jP XQ2LYLiIxcpwQNzurEfH36jV X-Received: by 2002:a17:90a:8a0f:: with SMTP id w15mr4099347pjn.200.1616071433983; Thu, 18 Mar 2021 05:43:53 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:6d00:4737:af26:182c:a57e:1d9e]) by smtp.gmail.com with ESMTPSA id w84sm2530694pfc.142.2021.03.18.05.43.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Mar 2021 05:43:53 -0700 (PDT) From: Manivannan Sadhasivam To: miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, robh+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, boris.brezillon@collabora.com, Daniele.Palmas@telit.com, bjorn.andersson@linaro.org, Manivannan Sadhasivam Subject: [PATCH v6 0/3] Add support for secure regions in NAND Date: Thu, 18 Mar 2021 18:13:39 +0530 Message-Id: <20210318124342.32745-1-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On a typical end product, a vendor may choose to secure some regions in the NAND memory which are supposed to stay intact between FW upgrades. The access to those regions will be blocked by a secure element like Trustzone. So the normal world software like Linux kernel should not touch these regions (including reading). So this series adds a property for declaring such secure regions in DT so that the driver can skip touching them. While at it, the Qcom NANDc DT binding is also converted to YAML format. Thanks, Mani Changes in v6: * Made use of "size" of the regions for comparision * Used "secure" instead of "sec" * Fixed the sizeof parameter in of_get_nand_secure_regions() Changes in v5: * Switched to "uint64-matrix" as suggested by Rob * Moved the whole logic from qcom driver to nand core as suggested by Boris Changes in v4: * Used "uint32-matrix" instead of "uint32-array" as per Rob's review. * Collected Rob's review tag for binding conversion patch Changes in v3: * Removed the nand prefix from DT property and moved the property parsing logic before nand_scan() in driver. Changes in v2: * Moved the secure-regions property to generic NAND binding as a NAND chip property and renamed it as "nand-secure-regions". Manivannan Sadhasivam (3): dt-bindings: mtd: Convert Qcom NANDc binding to YAML dt-bindings: mtd: Add a property to declare secure regions in NAND chips mtd: rawnand: Add support for secure regions in NAND memory .../bindings/mtd/nand-controller.yaml | 7 + .../devicetree/bindings/mtd/qcom,nandc.yaml | 196 ++++++++++++++++++ .../devicetree/bindings/mtd/qcom_nandc.txt | 142 ------------- drivers/mtd/nand/raw/nand_base.c | 111 ++++++++++ include/linux/mtd/rawnand.h | 4 + 5 files changed, 318 insertions(+), 142 deletions(-) create mode 100644 Documentation/devicetree/bindings/mtd/qcom,nandc.yaml delete mode 100644 Documentation/devicetree/bindings/mtd/qcom_nandc.txt -- 2.25.1