From patchwork Thu Feb 2 08:30:24 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Devi Priya X-Patchwork-Id: 650304 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4DDA6C63797 for ; Thu, 2 Feb 2023 08:31:55 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231679AbjBBIby (ORCPT ); Thu, 2 Feb 2023 03:31:54 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46604 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231624AbjBBIbx (ORCPT ); Thu, 2 Feb 2023 03:31:53 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8E734A1; Thu, 2 Feb 2023 00:31:50 -0800 (PST) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3127mfui024584; Thu, 2 Feb 2023 08:31:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=qcppdkim1; bh=Dn4OGqGyBbg/kuc4DDaoWWT9TBTjVOZkQItgKkqW6z0=; b=OppeRmv2hYfqWVdIpwoBw6oL5cH6fkL3dywrRZtufB9xz2T31as5JZByvAN3+/u3atO4 P+R5nHo2HYY+DgUO+n2+P6EsdHcftytIG5yURHB+lfNY73hJYRIqG+rD6p5eNEywgKPQ A/O6OEDKdCVzyu9f3rlpMF/xhTPPhGjayY2NpEdf8iM4sb5AxNBVOZGIM8IGxGBqVOb5 5TGazN9s321hMZKMVtaWryGhteQAa+Fu+sFf0wM1hpjLByAdJaJVVgG+SgoBBBMzV8uc XBbVD5kjudq6ZpUnlEg7aTASml8SefjQc4Pq3b8QAjBXCvR2Re0UscvKyu4MD85/qGXE nA== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3nfnyhjd44-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 02 Feb 2023 08:31:27 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3128VQ9i025645 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 2 Feb 2023 08:31:26 GMT Received: from devipriy-linux.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Thu, 2 Feb 2023 00:30:47 -0800 From: Devi Priya To: , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , Subject: [PATCH V5 0/7] Add minimal boot support for IPQ9574 Date: Thu, 2 Feb 2023 14:00:24 +0530 Message-ID: <20230202083031.10457-1-quic_devipriy@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: mDCOfTa1D0Z_t_ZDemsH1KMYhQlfajCi X-Proofpoint-ORIG-GUID: mDCOfTa1D0Z_t_ZDemsH1KMYhQlfajCi X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.122.1 definitions=2023-02-01_15,2023-01-31_01,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 mlxlogscore=716 priorityscore=1501 bulkscore=0 adultscore=0 spamscore=0 clxscore=1015 impostorscore=0 suspectscore=0 mlxscore=0 lowpriorityscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2302020079 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The IPQ9574 is Qualcomm's 802.11ax SoC for Routers, Gateways and Access Points This series adds minimal board boot support for ipq9574-al02-c7 board V4 can be found at https://lore.kernel.org/linux-arm-kernel/20230201060319.20434-1-quic_devipriy@quicinc.com/ Change log is added to the respective patches Devi Priya (7): dt-bindings: clock: Add ipq9574 clock and reset definitions clk: qcom: Add Global Clock Controller driver for IPQ9574 dt-bindings: pinctrl: qcom: Add support for IPQ9574 pinctrl: qcom: Add IPQ9574 pinctrl driver dt-bindings: arm: qcom: Add ipq9574 compatible arm64: dts: qcom: Add ipq9574 SoC and AL02 board support arm64: defconfig: Enable IPQ9574 SoC base configs .../devicetree/bindings/arm/qcom.yaml | 7 + .../bindings/clock/qcom,ipq9574-gcc.yaml | 72 + .../bindings/pinctrl/qcom,ipq9574-tlmm.yaml | 137 + arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts | 84 + arch/arm64/boot/dts/qcom/ipq9574.dtsi | 278 ++ arch/arm64/configs/defconfig | 2 + drivers/clk/qcom/Kconfig | 8 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/gcc-ipq9574.c | 4302 +++++++++++++++++ drivers/pinctrl/qcom/Kconfig | 11 + drivers/pinctrl/qcom/Makefile | 1 + drivers/pinctrl/qcom/pinctrl-ipq9574.c | 861 ++++ include/dt-bindings/clock/qcom,ipq9574-gcc.h | 213 + include/dt-bindings/reset/qcom,ipq9574-gcc.h | 164 + 15 files changed, 6142 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,ipq9574-gcc.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,ipq9574-tlmm.yaml create mode 100644 arch/arm64/boot/dts/qcom/ipq9574-al02-c7.dts create mode 100644 arch/arm64/boot/dts/qcom/ipq9574.dtsi create mode 100644 drivers/clk/qcom/gcc-ipq9574.c create mode 100644 drivers/pinctrl/qcom/pinctrl-ipq9574.c create mode 100644 include/dt-bindings/clock/qcom,ipq9574-gcc.h create mode 100644 include/dt-bindings/reset/qcom,ipq9574-gcc.h base-commit: ea4dabbb4ad7eb52632a2ca0b8f89f0ea7c55dcf