From patchwork Tue Jan 21 07:54:52 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yijie Yang X-Patchwork-Id: 859025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16CF913D297; Tue, 21 Jan 2025 07:56:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737446174; cv=none; b=id5N5vSZbo5GhNX5RzlCNl1jIC6S+eWHdQbbv+hwpVDLtTRGq8t048W9HtLyOfwgCmMlPgcL9x/FCwFqXsCPR11aUxwqfBfoAfdVi7rGcMQqN4XA+7nSustOqRPNuOsdSOIVGq4RonuCBQLkF60lXY5eCjxBsavSqM5oDj05uqc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737446174; c=relaxed/simple; bh=yeDtVAfZf8pjluEx+AHPEsNHNG8C2eDvzSuz34ecoUM=; h=From:Subject:Date:Message-ID:MIME-Version:Content-Type:To:CC; b=P0zrChQShobKpmZGAXTq0mPIqy+4xs4gp+mZoGd94RvDpz5+FcFQU5y0PWgrr+diCbEFlOwjU7NyV6cwWscfkDZOlTuwC4GZA7eiqiXWFZ5ZtpIB9FhQ1IYGc5dWIEaPCpspXuCIK6uFvADwxZVwzdoIuiyMkmS4S12YhCEpB/0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=M6g118md; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="M6g118md" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 50L75eME023981; Tue, 21 Jan 2025 07:55:49 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=lKKjys+gGGnp0WGSBxeQlM 1KYNgvFJQAf6tDb78EtIU=; b=M6g118mdxOZ/KCNsj5DVM6g35NauvH9VEb13P8 YYE9ocjr83TuiNJhFfIFMHSdRDjzeABFTxuHXGz4E5B8nc1mYPKLm/5blB4823qI 9sAkXvzoqngfptv6878bs3FKertg1vKrKHzZ7HTNCvamtaLPeg50YK9bIs7c+4AO /EEdlCZMZDtRVnCQRyTWczUFaSsPx97++9PQB2ZQ8i8eiaokZbbpKIb/0pjHQaW4 FlzfpyWBkgaQl0wQQFxQjz3ZluZsptHP/rvgpkfnx4IpBpK1E5f8LDycIspe1xEH zJhkOL8Oo26Lpmb+7QnaAjI7qsPrT1wCs6W2VBFy9l18Oh9Q== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44a6vxr3t9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 21 Jan 2025 07:55:49 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 50L7tmw4009762 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 21 Jan 2025 07:55:48 GMT Received: from yijiyang-gv.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Mon, 20 Jan 2025 23:55:43 -0800 From: Yijie Yang Subject: [PATCH v3 0/4] Enable ethernet on qcs615 Date: Tue, 21 Jan 2025 15:54:52 +0800 Message-ID: <20250121-dts_qcs615-v3-0-fa4496950d8a@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAM1Sj2cC/52PzWrDMBCEX8Xo3C3SRjGxKaXvEUrQz7rSwXIjK SIl+N0rKw3k3OOwM9/M3lii6CmxsbuxSMUnv4Qqdi8dM06FLwJvq2bIUQpECTan09mkXuxh6AX SRIqj0awGviNN/tpgx8+qtUoEOqpg3Iag7E41/eeMdL7Utny3371mmWefxy7QNUNt3HOBfPPPl JJqW8bu7XGAZBzN6rGmSBBgB1tXToeBevlRC4wP5rVi39k2yPmUl/jTni2i9ba/hDg8/1UQOFC PekCpdkbbZ1IDFfxveF3XX0PMeN50AQAA X-Change-ID: 20241224-dts_qcs615-9612efea02cb To: Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Maxime Coquelin , Alexandre Torgue , Bjorn Andersson , Konrad Dybcio , Richard Cochran CC: , , , , , , Yijie Yang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1737446142; l=1935; i=quic_yijiyang@quicinc.com; s=20240408; h=from:subject:message-id; bh=yeDtVAfZf8pjluEx+AHPEsNHNG8C2eDvzSuz34ecoUM=; b=rLfghjpQK08dAeSEBVLY/pqJOqRDd/k1MH2W3j0PUR3wntCRMMjdiFdYk9UfvQ9zZDgiI+nsB jmXkMsPQxLGCXjsdZL0P8qUrE7HMUNzx1C94ew9dIdFXCf7aBRWP8Ba X-Developer-Key: i=quic_yijiyang@quicinc.com; a=ed25519; pk=XvMv0rxjrXLYFdBXoFjTdOdAwDT5SPbQ5uAKGESDihk= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 86J6iJ-skcCMiSzZx0ItXHpghhFdjuXp X-Proofpoint-ORIG-GUID: 86J6iJ-skcCMiSzZx0ItXHpghhFdjuXp X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-01-21_04,2025-01-21_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 lowpriorityscore=0 mlxlogscore=658 phishscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 impostorscore=0 mlxscore=0 spamscore=0 suspectscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2501210064 Correct the definition and usage of phy-mode in both the DT binding and driver code. Add dts nodes and EMAC driver data to enable ethernet interface on qcs615-ride platform. The EMAC version currently in use on this platform is the same as that in qcs404. The EPHY model is Micrel KSZ9031. Signed-off-by: Yijie Yang --- Changes in v3: - Correct the definition of 'rgmii' in ethernet-controller.yaml. - Remove the redundant max-speed limit in the dts file. - Update the definition of 'rgmii' to prevent any further misunderstandings. - Update the phy-mode in the dts file from rgmii to rgmii-id. - Mask the PHY mode passed to the driver to allow the MAC to add the delay. - Update the low power mode exit interrupt from 662 to 661. - Update the compatible string to fallback to qcs404 since they share the same hardware. - Update base commit to next-20250120. - Link to v2: https://lore.kernel.org/r/20241118-dts_qcs615-v2-0-e62b924a3cbd@quicinc.com --- Yijie Yang (4): dt-bindings: net: ethernet-controller: Correct the definition of phy-mode net: stmmac: dwmac-qcom-ethqos: Mask PHY mode if configured with rgmii-id arm64: dts: qcom: qcs615: add ethernet node arm64: dts: qcom: qcs615-ride: Enable ethernet node .../bindings/net/ethernet-controller.yaml | 2 +- arch/arm64/boot/dts/qcom/qcs615-ride.dts | 104 +++++++++++++++++++++ arch/arm64/boot/dts/qcom/qcs615.dtsi | 34 +++++++ .../ethernet/stmicro/stmmac/dwmac-qcom-ethqos.c | 18 +++- 4 files changed, 152 insertions(+), 6 deletions(-) --- base-commit: 9424d9acada6461344c71ac02f2f3fbcdd775498 change-id: 20241224-dts_qcs615-9612efea02cb prerequisite-message-id: <20250120-schema_qcs615-v4-1-d9d122f89e64@quicinc.com> prerequisite-patch-id: b97f36116c87036abe66e061db82588eb1bbaa9a Best regards,