Message ID | 20250605-wake_irq_support-v3-0-7ba56dc909a5@oss.qualcomm.com |
---|---|
Headers | show
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A98A71A76D4 for <linux-arm-msm@vger.kernel.org>; Thu, 5 Jun 2025 05:24:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749101101; cv=none; b=sw2s5neZECZ1ZfzWDthMmfHXOkQqcYc7xb7Yjfhlv5kiqgEMdAHCRj2TXp3tjK/Mh2XG92xBawgag1Xrvcfcv3P5bj8qmqopN78Ouq2TaSngfL1Z4LZSXFqVwYvoO65VBCoVzzJ8AN3AAC9ikn49jgoxFTRTCZoutZiUk0CkY8c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749101101; c=relaxed/simple; bh=zxxTXJJZhh65kKXR6vEVPLJAxn7l7xAFnunmCh9UKg8=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=k5duAdEChsK8WwQ7Wfnk/22SsK2GRyLwvvFYMWhgiV6G2rHMzWcitgsOffGC6J4c972KvB1X0u3AunJVlaZy1kXozVuMFUoqzStp0t8N6q+1QJ1Ms7ZsySG9sRLn8XV+eI8/SNd3IQEvgWZM5eFP0uKPEMy7uVq/lqZpgdcBfJc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=EwJhctS8; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="EwJhctS8" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 554H2vnt006543 for <linux-arm-msm@vger.kernel.org>; Thu, 5 Jun 2025 05:24:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=f1j4ZSPrzmBEocor+zp0yy po0Ly70nYX+6BlcZmKgAI=; b=EwJhctS8gsAw2d6PuXWC1/APejCBRB5IVGxJLv U7tK8jyyK6iFbMqgRfyetsfx2nOpluU13d6mtx8wcVoq/R0qrrhGINaRunE1It1+ +qJxE0p9KQcOOQhktQtP+I7qCWCJhASyo2HT5JOowG1agw1oAoh1+S21VfMxxfKT o7Zg6IKdshPznRmTHg664KfzZdvadEiKHob7aY6wA2LZ+fPLdrE26873HlKcHTwn 1t8246P4++mINzRAvjXZuuX4yTHtqC9Pri7JYqJXzfnPbEbMMbW/75c2eg34ze5a sX9T7q4ruH1NWEK5LWcLDAJcSr2fjuI00uzS2RyRogXw38ZA== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 471g8t06ny-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for <linux-arm-msm@vger.kernel.org>; Thu, 05 Jun 2025 05:24:58 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-311ef4fb5fdso548387a91.1 for <linux-arm-msm@vger.kernel.org>; Wed, 04 Jun 2025 22:24:58 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749101098; x=1749705898; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=f1j4ZSPrzmBEocor+zp0yypo0Ly70nYX+6BlcZmKgAI=; b=VvHeoKBFSlCq2ckdx77vKj2Su+6piTzvWFveAzr84h3mt68Iewl8fvwuaCw1r3tHpW vB42H3UOuS7TsZb0/7Qdyg7AQAXSWNhRBWS02EjNEeFHFj8sEZk115Ybe9HwNthLmMre 13dvNxnmO+ISiFJJDc/OKb+15dg7jUR1g1ArliTt25GOhf8OCGDjT3pdtg3pKhyulAAD NXnwBknjpUv4fXBCMq5d5BTrgBfMwrtLireAnkrsi8tqldZW8OBuAgF94COSphkFjsNz KLMFVOkqsAmZ+B/0VLMt2Ko2mGsmLD9aMFmSIZV0HqlAtcfa06GY1eg5VfNsvb/ZP6Tl +0YQ== X-Gm-Message-State: AOJu0YzBWQxbqm/u3MDWjp3HYyvqFT9e2rwHiAx5Lb2b1hKCnUrCnW9v oI6gldgvCU/cy+Fl7JfH0w+v/RQSaHx3pWA56yyArWSY6yUngmg2f4G5yQJRPf/M0eevO+PTIvR yqKSKWGupBgV0XleVGuAzJSGyfr8yq0mIdOhWDK7P515Wzwxcsh9QbGVTz9Rnyge8/Uz4 X-Gm-Gg: ASbGncsyfpGBNrK1Qe9pVo4Hn2S8rvc2a0lSnqGAlDJ4LMd5A3kJjr4S5F+Bfv59SpI /XL2m7QCeq09UvOk99W8JU+WUV9DnlMUUk5Ngnq1Thy52uNMCN1mhto/1jdbi06KGRXAvpB1l1t pHwQM4cuPJk1EdcM/v0udE7pw1GSmTVBb9rea1eI3GsldBZJ5NHABrIss4dUd+cxAYYJBi+Ztlw GIWavU+EDcCRqg9O9G0Ke6ciFMGi0B7Mgol/LVEyQ6k0qAr2F46/8QpszZ6LdfuCB+oWZBHalMw D+jZXjqKlUqhMBQppu5Jx6dd+PWD1o+7Wie6VYmO6bcbaKs= X-Received: by 2002:a17:90b:4fcb:b0:311:f99e:7f4e with SMTP id 98e67ed59e1d1-3130ce68a9bmr9236212a91.16.1749101097913; Wed, 04 Jun 2025 22:24:57 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHHmGnhnQm1zpjI2lKVuzNvK9cPm639RcmIk44l1LsUIpI417hltM1yehmbAHOKHA1NS5iamQ== X-Received: by 2002:a17:90b:4fcb:b0:311:f99e:7f4e with SMTP id 98e67ed59e1d1-3130ce68a9bmr9236172a91.16.1749101097451; Wed, 04 Jun 2025 22:24:57 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3132c0ad55csm621815a91.40.2025.06.04.22.24.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Jun 2025 22:24:56 -0700 (PDT) From: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com> Subject: [PATCH v3 0/2] PCI: Add support for PCIe wake interrupt Date: Thu, 05 Jun 2025 10:54:43 +0530 Message-Id: <20250605-wake_irq_support-v3-0-7ba56dc909a5@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: <linux-arm-msm.vger.kernel.org> List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIABsqQWgC/23QQW7DIBAF0KtYrEvEYBPAq96jqqIBxg1qE9tgu 60i373YWbRSsxnpj8T7Gm4sU4qUWVvdWKIl5thfS6ifKubPeH0jHkPJTAqpRC0t/8R3OsU0nvI 8DH2auLZay84bH5qGlWdDoi5+7eTL6z0nGuciT/flL9xWOwsC+EApT9w7Y5RTeARp2wU2zmEm7 vvLJU5tZUyoZUNHS2i7Ggk8WKEItQoatBfGBWcIFNuKzzFPffreTyvW1rzXNaXu3xULcMGDJCm 7BgV14bnP+TDO+LF1H8rYzUX+ceDBbyyyOOLokIJFoxEeOOu6/gBDuADUeAEAAA== X-Change-ID: 20250329-wake_irq_support-79772fc8cd44 To: Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konradybcio@kernel.org>, Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, cros-qcom-dts-watchers@chromium.org, Bjorn Helgaas <bhelgaas@google.com> Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, Sherry Sun <sherry.sun@nxp.com> X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1749101092; l=2878; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=zxxTXJJZhh65kKXR6vEVPLJAxn7l7xAFnunmCh9UKg8=; b=IZcOgC8nmitlfrmtcZL1Obj1+2m4EqvTV//JU0kriQbXDrs3VebrfZ1/r5+LL/r6/ctoUTIUB rDuNJtRzzQ/AzcYH2mQ2Xpy7Lw0FI0ZYVDTRSsOKwOe+Q4nyw0z0GLk X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-ORIG-GUID: 34IPjc3JqoGjdI69q099w8c_n-hM6GMp X-Authority-Analysis: v=2.4 cv=EPcG00ZC c=1 sm=1 tr=0 ts=68412a2a cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=6IFa9wvqVegA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=Ikd4Dj_1AAAA:8 a=s8YR1HE3AAAA:8 a=l8mvWsQ0dvX29tmygDoA:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 a=jGH_LyMDp9YhSvY-UuyI:22 X-Proofpoint-GUID: 34IPjc3JqoGjdI69q099w8c_n-hM6GMp X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNjA1MDA0NSBTYWx0ZWRfX6SD7FVJ7Ny/I wFdmh/PHtW8meZsWelxRMhraPVoYbIdAWqf587nJeU4CS+3B2fyVFvtNgfGn3WwpNEcvflnWfJs 8ZMVcI5xz6ltJnvG7kiesEQpI2LANi5bmcchu+2RV7695r9OoJm86lyAPywMmzHj66khXQs0PkA rVdOW/5mM1IMbjKKrYlxJS7RWXXRDYGGWGT1/1pww+LTKfcFI/Ag62MsU7IXqHVNbtxsldrpJy8 UaHO9/Zl+8RL/Mmqyc3DjpihDpkuOsQg9LLpP8Q1rKOkQWA3Y74JhIV7/2sWtNaFKGBxckEH5rm wg7JCPNfooEPYeWREANs6ecUb6c9UPD6cA3bhSTH0km85VIWvIDOXqco4sBm+IWvw6BnFPJJmmR HjQ6poaNAipjLvX25kICHE2+R2i7f/g02j5VB294VZWsyVOx++F3sILwPKh6qyaP8wT5t73H X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-06-05_01,2025-06-03_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 phishscore=0 impostorscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0 mlxscore=0 clxscore=1015 mlxlogscore=575 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2506050045 |
Series |
PCI: Add support for PCIe wake interrupt
|
expand
|
PCIe wake interrupt is needed for bringing back PCIe device state from D3cold to D0. This is pending from long time, there was two attempts done previously to add wake support[1], [2]. Those series tried to add support for legacy interrupts along with wake. Legacy interrupts are already available in the latest kernel and we can ignore them. For the wake IRQ the series is trying to use interrupts property define in the device tree. This series is using gpio property instead of interrupts, from gpio desc driver will allocate the dedicate IRQ and initiate the wake IRQ from the port bus driver instead of pcie framework as adding in the pcie framework will be applicable to the endpoint devices also. As the port bus driver is for bridges, portbus driver is correct place to invoke them. Add two new functions, of_pci_slot_setup_wake_irq() and of_pci_slot_teardown_wake_irq(), to manage wake interrupts for PCI devices using the Device Tree. The series depend on the following series: https://lore.kernel.org/all/20250515090517.3506772-1-krishna.chundru@oss.qualcomm.com/ [1]: https://lore.kernel.org/all/b2b91240-95fe-145d-502c-d52225497a34@nvidia.com/T/ [2]: https://lore.kernel.org/all/20171226023646.17722-1-jeffy.chen@rock-chips.com/ Signed-off-by: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com> --- Changes in v3: - Update the commit messages, function names etc as suggested by Mani. - return wake_irq if returns error (Neil). - Link to v2: https://lore.kernel.org/r/20250419-wake_irq_support-v2-0-06baed9a87a1@oss.qualcomm.com Changes in v2: - Move the wake irq teardown after pcie_port_device_remove and move of_pci_setup_wake_irq before pcie_link_rcec (Lukas) - teardown wake irq in shutdown also. - Link to v1: https://lore.kernel.org/r/20250401-wake_irq_support-v1-0-d2e22f4a0efd@oss.qualcomm.com --- Krishna Chaitanya Chundru (2): arm64: dts: qcom: sc7280: Add wake GPIO PCI/portdrv: Add support for PCIe wake interrupt arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 1 + arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi | 1 + arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 1 + drivers/pci/of.c | 67 ++++++++++++++++++++++++++ drivers/pci/pci.h | 6 +++ drivers/pci/pcie/portdrv.c | 12 ++++- 6 files changed, 87 insertions(+), 1 deletion(-) --- base-commit: 88d324e69ea9f3ae1c1905ea75d717c08bdb8e15 change-id: 20250329-wake_irq_support-79772fc8cd44 prerequisite-change-id: 20250101-perst-cb885b5a6129:v1 prerequisite-patch-id: 3cff2ef415ec12c8ddb7ce7193035ce546081243 prerequisite-patch-id: 820dbf5dc092c32c8394fbc33f9fe6b8da6e6eab prerequisite-patch-id: 7f87f54386a87b39ca346b53d3c34ff0d0cb7911 Best regards,