From patchwork Tue Oct 7 21:31:24 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 38434 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f71.google.com (mail-ee0-f71.google.com [74.125.83.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id AB14D2057C for ; Tue, 7 Oct 2014 21:32:14 +0000 (UTC) Received: by mail-ee0-f71.google.com with SMTP id d17sf4670696eek.6 for ; Tue, 07 Oct 2014 14:32:13 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=4vF04s9uTImRbIr30fcya5zlgayaOvhhIhnWn9mThDU=; b=SVOePWcRMUJSQax1fIPmfah4FzS0p+o4cPrThqw0d1+Kch4yjgHc67LjMA0kjpSGr/ +c0WjSb8WSQppdFHc9mEIfyckk6coQ5o5RtnMyC9+E3EVJknrYBWlzS5K+3PxJUTM29f 44RGcQKn/dWqzryuu985346VFjee5n02ePN1d7JhjBKzYw/kl7qHGxXe3BMW5xFmLed1 CvvZFcpyh34BrUETDKnihX1tvkkduqNQy5z8+lp58V5Tka7W/JxDANsJYeT5r3gx33UQ DSKL4k+VoSTzC1fTb9hmVayyOr06w17LlJ4XP1EnMDMj6qWt6K4LL5dZopX16//wjtR8 ANGg== X-Gm-Message-State: ALoCoQmfPESd9bB2DI4nHxxpTo+WU92GiYvn3abhuDHu6arT2MWafr1ChQpu1SwBI86ZmewCvaL6 X-Received: by 10.194.57.237 with SMTP id l13mr37wjq.7.1412717533759; Tue, 07 Oct 2014 14:32:13 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.87.4 with SMTP id t4ls159947laz.33.gmail; Tue, 07 Oct 2014 14:32:13 -0700 (PDT) X-Received: by 10.152.23.99 with SMTP id l3mr6972230laf.39.1412717533402; Tue, 07 Oct 2014 14:32:13 -0700 (PDT) Received: from mail-lb0-f169.google.com (mail-lb0-f169.google.com [209.85.217.169]) by mx.google.com with ESMTPS id ka2si30542810lbc.9.2014.10.07.14.32.13 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 07 Oct 2014 14:32:13 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) client-ip=209.85.217.169; Received: by mail-lb0-f169.google.com with SMTP id 10so6954221lbg.14 for ; Tue, 07 Oct 2014 14:32:13 -0700 (PDT) X-Received: by 10.112.62.200 with SMTP id a8mr6497363lbs.34.1412717532836; Tue, 07 Oct 2014 14:32:12 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp418297lbb; Tue, 7 Oct 2014 14:32:12 -0700 (PDT) X-Received: by 10.68.129.138 with SMTP id nw10mr4766422pbb.143.1412717528850; Tue, 07 Oct 2014 14:32:08 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id xm6si16647742pab.111.2014.10.07.14.32.08 for ; Tue, 07 Oct 2014 14:32:08 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754311AbaJGVcD (ORCPT + 5 others); Tue, 7 Oct 2014 17:32:03 -0400 Received: from mail-pd0-f180.google.com ([209.85.192.180]:36390 "EHLO mail-pd0-f180.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753273AbaJGVcB (ORCPT ); Tue, 7 Oct 2014 17:32:01 -0400 Received: by mail-pd0-f180.google.com with SMTP id fp1so5640738pdb.25 for ; Tue, 07 Oct 2014 14:32:00 -0700 (PDT) X-Received: by 10.70.131.230 with SMTP id op6mr6393117pdb.32.1412717520801; Tue, 07 Oct 2014 14:32:00 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id rh5sm5360068pdb.4.2014.10.07.14.31.58 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 07 Oct 2014 14:32:00 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH 6/7] arm: dts: qcom: Add idle states device nodes for 8974 Date: Tue, 7 Oct 2014 15:31:24 -0600 Message-Id: <1412717485-16892-6-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1412717485-16892-1-git-send-email-lina.iyer@linaro.org> References: <1412717485-16892-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add allowable C-States for each cpu using the cpu-idle-states node. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-msm8974.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 70c4329..a5e51fe 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {