From patchwork Thu Nov 27 05:24:14 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41603 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f70.google.com (mail-wg0-f70.google.com [74.125.82.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 828DA25E18 for ; Thu, 27 Nov 2014 05:25:45 +0000 (UTC) Received: by mail-wg0-f70.google.com with SMTP id b13sf2572886wgh.1 for ; Wed, 26 Nov 2014 21:25:44 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=2DYajxwFp+CwMmowjowHHZHX2ML2T34kH9SpoN9A9Vg=; b=VkDwjMf0bH6R0EcZ+DX/h5P4OXBXXr5Byv1q6wb0br4E7UKZszGy+DOsJ7w2UctBh+ +riWdGAywO4vP0Bz/chkNXVsvfF87NzgyIYNstN7yV1i4lly0L+utJ8CBy2zXeOrRonv DNjqZkW8QVzq/ILI4g5qOpxjI54HlJwpuabpagR5Pc2Y82wLr+6nxgh8gZNot38q43LJ iT7Eho+K5DvqGY7caVF120KZMGZQNWHlXr2TCLc+byWdgepxjFUSaq493vtqyfVEZGR/ /+ShBdiPr3MrwjqUfImaq2aygHja0IelrribLgzz5aUrQt1/SzqipXPBsuCa2PMmtPlK aXzA== X-Gm-Message-State: ALoCoQnwjr38tw6/BskwabKJdrl8zgrk3tMJ4MEJuwyFLCBPMcCzfpJKdm5qhwxIEgJpJn5tltiI X-Received: by 10.152.36.135 with SMTP id q7mr3375laj.8.1417065944654; Wed, 26 Nov 2014 21:25:44 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.88.1 with SMTP id bc1ls836034lab.24.gmail; Wed, 26 Nov 2014 21:25:44 -0800 (PST) X-Received: by 10.112.147.199 with SMTP id tm7mr36631741lbb.92.1417065944417; Wed, 26 Nov 2014 21:25:44 -0800 (PST) Received: from mail-la0-f53.google.com (mail-la0-f53.google.com. [209.85.215.53]) by mx.google.com with ESMTPS id b19si6168116lbq.121.2014.11.26.21.25.44 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 26 Nov 2014 21:25:44 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.53 as permitted sender) client-ip=209.85.215.53; Received: by mail-la0-f53.google.com with SMTP id gm9so3566982lab.26 for ; Wed, 26 Nov 2014 21:25:44 -0800 (PST) X-Received: by 10.152.43.103 with SMTP id v7mr13808437lal.29.1417065944335; Wed, 26 Nov 2014 21:25:44 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp747417lbc; Wed, 26 Nov 2014 21:25:43 -0800 (PST) X-Received: by 10.68.137.101 with SMTP id qh5mr60166719pbb.13.1417065920554; Wed, 26 Nov 2014 21:25:20 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id sx4si4119657pbc.127.2014.11.26.21.25.19 for ; Wed, 26 Nov 2014 21:25:20 -0800 (PST) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753836AbaK0FYu (ORCPT + 4 others); Thu, 27 Nov 2014 00:24:50 -0500 Received: from mail-pd0-f172.google.com ([209.85.192.172]:43331 "EHLO mail-pd0-f172.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753944AbaK0FYt (ORCPT ); Thu, 27 Nov 2014 00:24:49 -0500 Received: by mail-pd0-f172.google.com with SMTP id y13so4199280pdi.31 for ; Wed, 26 Nov 2014 21:24:49 -0800 (PST) X-Received: by 10.68.110.4 with SMTP id hw4mr16747724pbb.48.1417065889127; Wed, 26 Nov 2014 21:24:49 -0800 (PST) Received: from ubuntu.localdomain (c-24-8-37-141.hsd1.co.comcast.net. [24.8.37.141]) by mx.google.com with ESMTPSA id wl10sm5829131pbc.58.2014.11.26.21.24.47 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 26 Nov 2014 21:24:48 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v13 10/10] arm: dts: qcom: Add idle state device nodes for 8064 Date: Wed, 26 Nov 2014 22:24:14 -0700 Message-Id: <1417065854-37745-11-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417065854-37745-1-git-send-email-lina.iyer@linaro.org> References: <1417065854-37745-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.53 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle state device bindings for cpuidle support for APQ 8064. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-apq8064.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 9fd24bc..ab21dba 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -23,6 +23,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -33,6 +34,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -43,6 +45,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -53,12 +56,29 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { compatible = "cache"; cache-level = <2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <400>; + exit-latency-us = <900>; + min-residency-us = <3000>; + }; + }; }; cpu-pmu {