From patchwork Tue Mar 17 22:33:49 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 45909 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f197.google.com (mail-lb0-f197.google.com [209.85.217.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id B586F21547 for ; Tue, 17 Mar 2015 22:35:25 +0000 (UTC) Received: by lbdu14 with SMTP id u14sf4267755lbd.3 for ; Tue, 17 Mar 2015 15:35:24 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=0UAVzlWv9n2hi+k+ImTe/JuWlHl2Yykc9PkjdA4K6A4=; b=f1nbdbXC/lfBgJmaxNBu1EN06qiTaNPgqQnTk06NKIvhPbdMyREFqluF0oCsLMTZVl 8ONJOuvjxRujdthzsVac/jMrb8pHuYQtAkduCdDIjDLVRMtbgoqB1R2JZP1/Ta4ymW/K CcmMwO9OfPp9aAERkUHbKvXjz2sZJN8d5aIuQHlana0zU1idwnYEmlCi358G6tZLKNk3 Rzuz6ab/Jsjq10wMIcjyMtjKAP2PcgYKhBLVasC9k1zmpe3P5yNCNOScXfoMb6CZfU9S dgl0dLPb2nK0i+cqHofa9nlnFucmnzeglomnEutARJlFLevPY2Ur4lT9CQ1PhqlKtwCy 4sfQ== X-Gm-Message-State: ALoCoQmi74K/DkvtTCn+c+6AIK0unn/2qt4aFUHo32Q3Mhow2R9aqEnaIEgpobQ6K8JQLpE2xvmB X-Received: by 10.180.87.166 with SMTP id az6mr882953wib.1.1426631724790; Tue, 17 Mar 2015 15:35:24 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.180.94.106 with SMTP id db10ls942919wib.16.canary; Tue, 17 Mar 2015 15:35:24 -0700 (PDT) X-Received: by 10.152.163.2 with SMTP id ye2mr38436916lab.89.1426631724508; Tue, 17 Mar 2015 15:35:24 -0700 (PDT) Received: from mail-la0-f49.google.com (mail-la0-f49.google.com. [209.85.215.49]) by mx.google.com with ESMTPS id l6si11553406lam.8.2015.03.17.15.35.24 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 17 Mar 2015 15:35:24 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) client-ip=209.85.215.49; Received: by lagg8 with SMTP id g8so21494339lag.1 for ; Tue, 17 Mar 2015 15:35:24 -0700 (PDT) X-Received: by 10.152.22.67 with SMTP id b3mr60675312laf.117.1426631724412; Tue, 17 Mar 2015 15:35:24 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp797988lbj; Tue, 17 Mar 2015 15:35:23 -0700 (PDT) X-Received: by 10.70.94.169 with SMTP id dd9mr43399932pdb.34.1426631695205; Tue, 17 Mar 2015 15:34:55 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f2si31927613pas.167.2015.03.17.15.34.53; Tue, 17 Mar 2015 15:34:55 -0700 (PDT) Received-SPF: none (google.com: linux-pm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932767AbbCQWep (ORCPT + 11 others); Tue, 17 Mar 2015 18:34:45 -0400 Received: from mail-pa0-f44.google.com ([209.85.220.44]:33899 "EHLO mail-pa0-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932743AbbCQWen (ORCPT ); Tue, 17 Mar 2015 18:34:43 -0400 Received: by pacwe9 with SMTP id we9so22302982pac.1 for ; Tue, 17 Mar 2015 15:34:42 -0700 (PDT) X-Received: by 10.70.119.3 with SMTP id kq3mr156064220pdb.85.1426631682872; Tue, 17 Mar 2015 15:34:42 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id n10sm11749880pdk.68.2015.03.17.15.34.41 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 17 Mar 2015 15:34:42 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, agross@codeaurora.org, Lina Iyer Subject: [PATCH v16 09/11] ARM: dts: qcom: Add idle states device nodes for 8084 Date: Tue, 17 Mar 2015 16:33:49 -0600 Message-Id: <1426631631-56937-10-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1426631631-56937-1-git-send-email-lina.iyer@linaro.org> References: <1426631631-56937-1-git-send-email-lina.iyer@linaro.org> Sender: linux-pm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-pm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8084. Support Standalone power collapse (SPC) idle state (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-apq8084.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 71182bf..6126d47 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,16 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {