From patchwork Fri Mar 20 20:21:14 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 46162 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f72.google.com (mail-wg0-f72.google.com [74.125.82.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 7241C214BC for ; Fri, 20 Mar 2015 20:19:17 +0000 (UTC) Received: by wggy19 with SMTP id y19sf19010816wgg.2 for ; Fri, 20 Mar 2015 13:19:16 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=8J0UHhQmbWheEBQLcLKd0agzgecdiI0oopycrt8f3Ow=; b=idKlUshX6TQbAIb0Hu9mAvsDbwG8iwZI2V9kabZozVsAFkZ5OiMq6TyBi7ZhS0u84Q LooPotNwZO7DhZWW5MpxD6UHfDSa8LXzhZtNbY2UG2BuB5NIhFwR6V4j9IcGPrqHaKgg +pVKFKF2KhCz6bX6x/loT0axVzFgANVP1yWAK09rR9AcFOCcP2pq7Jhazr3Ru3mML2w3 aYuWzFGk+jsWDSc2MmFcEFU8vPPHSmDoZ05+4/4Uvp9VZDDYTleR1K5lqUdt0ppJ3beC I0qM1aoLeamThBZtzHmXFfBniIyoa8ULJVVekGdUvsOsAZunntvtLvPHKxz3QJklLX3L jWUw== X-Gm-Message-State: ALoCoQmQZsE+cF0Q6ZZy2hltHl2IjvAI7sqH4zWVFx5xs2pAtFyGINLckSr3g88UTRUIMq2tLCPe X-Received: by 10.112.125.67 with SMTP id mo3mr11637671lbb.6.1426882756552; Fri, 20 Mar 2015 13:19:16 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.153.4.38 with SMTP id cb6ls399815lad.97.gmail; Fri, 20 Mar 2015 13:19:16 -0700 (PDT) X-Received: by 10.112.215.101 with SMTP id oh5mr40376181lbc.67.1426882756407; Fri, 20 Mar 2015 13:19:16 -0700 (PDT) Received: from mail-lb0-f169.google.com (mail-lb0-f169.google.com. [209.85.217.169]) by mx.google.com with ESMTPS id t20si3865793laz.27.2015.03.20.13.19.16 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 20 Mar 2015 13:19:16 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) client-ip=209.85.217.169; Received: by lbbsy1 with SMTP id sy1so83354932lbb.1 for ; Fri, 20 Mar 2015 13:19:16 -0700 (PDT) X-Received: by 10.152.121.33 with SMTP id lh1mr74543739lab.86.1426882756320; Fri, 20 Mar 2015 13:19:16 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp267017lbj; Fri, 20 Mar 2015 13:19:15 -0700 (PDT) X-Received: by 10.66.101.35 with SMTP id fd3mr193911070pab.50.1426882727990; Fri, 20 Mar 2015 13:18:47 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id yo1si11295863pac.65.2015.03.20.13.18.47; Fri, 20 Mar 2015 13:18:47 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751310AbbCTUSg (ORCPT + 5 others); Fri, 20 Mar 2015 16:18:36 -0400 Received: from mail-pa0-f51.google.com ([209.85.220.51]:34471 "EHLO mail-pa0-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751305AbbCTUSe (ORCPT ); Fri, 20 Mar 2015 16:18:34 -0400 Received: by pacwe9 with SMTP id we9so118972927pac.1 for ; Fri, 20 Mar 2015 13:18:33 -0700 (PDT) X-Received: by 10.70.133.197 with SMTP id pe5mr191551284pdb.64.1426882713753; Fri, 20 Mar 2015 13:18:33 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id ji6sm9543280pac.30.2015.03.20.13.18.32 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 20 Mar 2015 13:18:33 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, agross@codeaurora.org, Lina Iyer Subject: [PATCH v17 07/10] ARM: dts: qcom: Add idle states device nodes for 8974/8074 Date: Fri, 20 Mar 2015 14:21:14 -0600 Message-Id: <1426882877-33008-8-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1426882877-33008-1-git-send-email-lina.iyer@linaro.org> References: <1426882877-33008-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8974/8074. Support Standalone power collapse (SPC) idle state (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-msm8974.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 5a41f44..1c28f0f 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,16 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {