From patchwork Thu Aug 4 23:05:00 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 73335 Delivered-To: patch@linaro.org Received: by 10.140.29.52 with SMTP id a49csp1637005qga; Thu, 4 Aug 2016 16:06:31 -0700 (PDT) X-Received: by 10.98.32.81 with SMTP id g78mr130264696pfg.20.1470351968313; Thu, 04 Aug 2016 16:06:08 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y80si16817659pfi.205.2016.08.04.16.06.08; Thu, 04 Aug 2016 16:06:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759388AbcHDXGG (ORCPT + 8 others); Thu, 4 Aug 2016 19:06:06 -0400 Received: from mail-pa0-f50.google.com ([209.85.220.50]:35662 "EHLO mail-pa0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759385AbcHDXGF (ORCPT ); Thu, 4 Aug 2016 19:06:05 -0400 Received: by mail-pa0-f50.google.com with SMTP id iw10so86670010pac.2 for ; Thu, 04 Aug 2016 16:06:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=WbPgXKC4Vip2+ReQBiBHIqxUVt9AA9Yv51EjqotVpso=; b=G+mOcCo001z4CT3ndrxpMj8TovgpDpc46vfNeuv7gh0/pxfIYYa8aIqpDy+UvAMEdq DaEE2OXS1jLZwvLHh6vFz5RvEAWEHXFRvoyd0oM1+w407rvkrdP2xsvqOSXTFm2y7+sU t1VMwKu1brg2yfIrK0ZJ3+Iv/Qn11Shoxrh20= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=WbPgXKC4Vip2+ReQBiBHIqxUVt9AA9Yv51EjqotVpso=; b=cY7idps4RPZED2z3KwwtRUOwr0JpSiRMOSaH3RlpGcTWd661ceRSDBgB/TrnrEe4aV gCKnII+05KaUNiV3CcZqvqPuJVQSCo8mhNyvP/y1merLj2rX39wdEYp5DUHDA5YseSP2 GxXYh+hKFdmGHvkwx8Mba1QVNsz4SAXW/AjDcW2rnSz6dY3viyUEr5zVjCnLbJ7EhbxQ BRP45L2Mi/huh36FXP742HbMiTUFsatktmgahKBVySUE98kZFivJdeHmjFqaiYmROAO3 FdErZume+aTrDgIXAWxunLlddMRmHDfiZNpxQVqhZtT3AZv7P+sd8Z6zwOmx39Jx2Puo 7FEw== X-Gm-Message-State: AEkooutCycq8qhXXufCWlcPggr/zC3F3c87mm/jQQMjY+/KVsiqBjsvEGTowYvXg8aXman2A X-Received: by 10.66.246.134 with SMTP id xw6mr129454860pac.35.1470351964516; Thu, 04 Aug 2016 16:06:04 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id x66sm22736214pfb.86.2016.08.04.16.06.02 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 04 Aug 2016 16:06:03 -0700 (PDT) From: Lina Iyer To: ulf.hansson@linaro.org, khilman@kernel.org, rjw@rjwysocki.net, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: andy.gross@linaro.org, sboyd@codeaurora.org, linux-arm-msm@vger.kernel.org, Lina Iyer Subject: [PATCH v3 13/15] dt/bindings: Add PSCI OS-Initiated PM Domains bindings Date: Thu, 4 Aug 2016 17:05:00 -0600 Message-Id: <1470351902-43103-14-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1470351902-43103-1-git-send-email-lina.iyer@linaro.org> References: <1470351902-43103-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add bindings for defining a OS-Initiated based CPU PM domain. Signed-off-by: Lina Iyer --- Documentation/devicetree/bindings/arm/psci.txt | 64 ++++++++++++++++++++++++++ 1 file changed, 64 insertions(+) -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe linux-arm-msm" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/arm/psci.txt b/Documentation/devicetree/bindings/arm/psci.txt index a2c4f1d..e1b2926 100644 --- a/Documentation/devicetree/bindings/arm/psci.txt +++ b/Documentation/devicetree/bindings/arm/psci.txt @@ -105,7 +105,71 @@ Case 3: PSCI v0.2 and PSCI v0.1. ... }; +PSCI v1.0 onwards, supports OS-Initiated mode for powering off CPU domains +from the firmware. Such PM domains for which the PSCI firmware driver acts +as pseudo-controller, may also be specified in the DT along with the domain +idle states. + +The domain definitions must follow the domain idle state specifications per +[3]. + +The domain idle states must be specified using the optional node - + +- domain-states + +The domain states themselves must be compatible with 'arm,idle-state' defined +in [1] and need to specify the arm,psci-suspend-param property for each idle +state. More information on defining CPU PM domains is available in [4]. + +Example: OS-Iniated PSCI based PM domains + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0>; + enable-method = "psci"; + power-domains = <&CPU_PD>; + }; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + + CPU_PD: cpu-pd@0 { + #power-domain-cells = <0>; + domain-idle-states = <&CLUSTER_RET>, <&CLUSTER_PWR_DWN>; + }; + + domain-states { + CLUSTER_RET: domain_ret { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000010>; + entry-latency-us = <500>; + exit-latency-us = <500>; + min-residency-us = <2000>; + }; + + CLUSTER_PWR_DWN: domain_gdhs { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000030>; + entry-latency-us = <2000>; + exit-latency-us = <2000>; + min-residency-us = <6000>; + }; + }; + }; + + [1] Kernel documentation - ARM idle states bindings Documentation/devicetree/bindings/arm/idle-states.txt [2] Power State Coordination Interface (PSCI) specification http://infocenter.arm.com/help/topic/com.arm.doc.den0022c/DEN0022C_Power_State_Coordination_Interface.pdf +[3]. PM Domains description + Documentation/devicetree/bindings/power/power_domain.txt +[4]. CPU PM Domains description + Documentation/power/cpu_domains.txt