From patchwork Tue Feb 9 09:51:45 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Loic Poulain X-Patchwork-Id: 379297 Delivered-To: patch@linaro.org Received: by 2002:a02:b18a:0:0:0:0:0 with SMTP id t10csp65172jah; Tue, 9 Feb 2021 01:47:24 -0800 (PST) X-Google-Smtp-Source: ABdhPJyFYIEb1VTWrzDvmkNl6c0MtuLLSL0+QAtWjfQvoaJX2h+uKJ49cQFznK1NG6ZGggFZh/KD X-Received: by 2002:a17:906:d935:: with SMTP id rn21mr21541021ejb.443.1612864044796; Tue, 09 Feb 2021 01:47:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612864044; cv=none; d=google.com; s=arc-20160816; b=qThozBW8x/Kh2olB4Dz3IJgUJELfj6uOPgeSwXEIg4AjcIBUIuEmn99fGdrEUohfrP 4YOilxv51DOZYjFDHG73UBczv92r+MVg5ahZSki3iX0uZMMy/0jXjECwbakrsJAcLeKj odM8bXWWPpxpzeCMkoixpxYLghMr3mCRhWht8z3XgZHgQ2a6OrO8TFfSvr+J27KJ4qMR tYXDFIIZgGUkNphKMpBOqHNgjhbdB3B8mU6qomjWiZKBpmIPqb2RWjPcaKixT5TRTR86 Et0Eo+lQYNwmqhT5nICh4GwjOik8Ft7LcgrWEnsKpXnghVY++urFMANsTbMre2aAI6Gx aLRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from :dkim-signature; bh=5XAWwQ+uVP5pL2TbZZCQGiFx0hS1pDt93D8wDUbYErw=; b=EOxrt595WnFFaYL2vDqykWLvSZ6WbI65ve7XqRarkFlgnmxQ6XbF/PrFnVNNE/WAPR RgBbBrRFnfYwYFNbMWgYKj/xJyZkmU0g1L1P1isSGDoRxPWVfWfbhLl6sZVaTjoO/l3R a69ufIWVE89TFGyUatiJrA0D+PNxQ1EuiR4SW/8iv4nGjlJYSnsDnDpF7P0pbb+Y0360 KqI78D73A7bYYCvHZKgUkH6dkr150phjGnwZeqSAIXj/28FA+WEP4NCAsQ5mOUbW9dR+ uwzRWyaKh4Y+sbaglmQNFp5+pKyjeQdHe4fpgUBGPkIK0cljfy4DwceYnHV6dgLDjezM FXlA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KEY1CUzr; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hq38si12262318ejc.21.2021.02.09.01.47.24; Tue, 09 Feb 2021 01:47:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KEY1CUzr; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230256AbhBIJq2 (ORCPT + 16 others); Tue, 9 Feb 2021 04:46:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36502 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230363AbhBIJoY (ORCPT ); Tue, 9 Feb 2021 04:44:24 -0500 Received: from mail-wr1-x42f.google.com (mail-wr1-x42f.google.com [IPv6:2a00:1450:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3AB2BC061793 for ; Tue, 9 Feb 2021 01:43:44 -0800 (PST) Received: by mail-wr1-x42f.google.com with SMTP id g6so7799054wrs.11 for ; Tue, 09 Feb 2021 01:43:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=5XAWwQ+uVP5pL2TbZZCQGiFx0hS1pDt93D8wDUbYErw=; b=KEY1CUzrkh5YnoT1x+qo4clOUvxyclwMfw7XKgKpWYLMV/OpwnL1X7xccdEJo92qiu xC2NaJqHTH2kGd0EigMdTvM9IbM2nLmqF9mdtTAQW2dc8OMNJQZsoghI0f55L1G0VFey hCCUAYQNVBfZRrsSQc2x7emVLjVJuhzNyYtNgMEisSQ4T2WdkpnPeib++79e/WKbFf1y S3T+GL6k3T4pnrr4Y537nnKPBmZsLLetoF81IQqyXMh6zJeiPo2cTN2Eb1fiPr3sNxis tzKXXgdBeHuZuKmpIjXE4MBOGh2C5AavSrNZgoLDp/hn8MymWXdS5CUsCM9zj0T2IAf5 +BkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=5XAWwQ+uVP5pL2TbZZCQGiFx0hS1pDt93D8wDUbYErw=; b=NQU1q4JIzooypZlEyc8Hr1xKULM+derND2hqc47dRchwTgMAJ61Etx/u+G7Z1dQLBp yUfesXwxQQu/GMjwAAsWRhBfu+Oe210XXH0A5k/UO/DNSACd6PiMe6zybhS0qWkjzTIu v2H4iBPMQlqPMKFOxAvGgkWMeksru3kuw9JU8dcs2MTJLDmjWJn8TvFuKE7F520NlYLa PIhJTsutcK5Oy20a2Ob0qQe8/sMj3sym7ppcGeN8wxmSgorpmiLpgducsi29GD4BH4hL hFa0fuhr8ldAj9g92lYDEF0416T8giOfAv5jeQvNCTfnI0PyZFMQndT0Em11OI2VFf6K TM0A== X-Gm-Message-State: AOAM530fnZTAahfdThoYIcMI5fu8mqkK0eMKXp+bwWvA8vLry/CrEZVh 42w/6QxvjhRNhHR50Q28glanZg== X-Received: by 2002:a05:6000:192:: with SMTP id p18mr1777663wrx.403.1612863822898; Tue, 09 Feb 2021 01:43:42 -0800 (PST) Received: from localhost.localdomain ([88.122.66.28]) by smtp.gmail.com with ESMTPSA id u3sm39444168wre.54.2021.02.09.01.43.42 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 09 Feb 2021 01:43:42 -0800 (PST) From: Loic Poulain To: manivannan.sadhasivam@linaro.org, hemantk@codeaurora.org Cc: linux-arm-msm@vger.kernel.org, carl.yin@quectel.com, mpearson@lenovo.com, cchen50@lenovo.com, jwjiang@lenovo.com, ivan.zhang@quectel.com, naveen.kumar@quectel.com, ivan.mikhanchuk@quectel.com, Loic Poulain Subject: [PATCH v2 1/2] mhi: pci_generic: Parametrable element count for events Date: Tue, 9 Feb 2021 10:51:45 +0100 Message-Id: <1612864306-10108-1-git-send-email-loic.poulain@linaro.org> X-Mailer: git-send-email 2.7.4 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Not all hardwares need to use the same number of event ring elements. This change makes this parametrable. Signed-off-by: Loic Poulain --- v2: add this change to the series drivers/bus/mhi/pci_generic.c | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) -- 2.7.4 diff --git a/drivers/bus/mhi/pci_generic.c b/drivers/bus/mhi/pci_generic.c index 8187fcf..c58bf96 100644 --- a/drivers/bus/mhi/pci_generic.c +++ b/drivers/bus/mhi/pci_generic.c @@ -71,9 +71,9 @@ struct mhi_pci_dev_info { .doorbell_mode_switch = false, \ } -#define MHI_EVENT_CONFIG_CTRL(ev_ring) \ +#define MHI_EVENT_CONFIG_CTRL(ev_ring, el_count) \ { \ - .num_elements = 64, \ + .num_elements = el_count, \ .irq_moderation_ms = 0, \ .irq = (ev_ring) + 1, \ .priority = 1, \ @@ -114,9 +114,9 @@ struct mhi_pci_dev_info { .doorbell_mode_switch = true, \ } -#define MHI_EVENT_CONFIG_DATA(ev_ring) \ +#define MHI_EVENT_CONFIG_DATA(ev_ring, el_count) \ { \ - .num_elements = 128, \ + .num_elements = el_count, \ .irq_moderation_ms = 5, \ .irq = (ev_ring) + 1, \ .priority = 1, \ @@ -127,9 +127,9 @@ struct mhi_pci_dev_info { .offload_channel = false, \ } -#define MHI_EVENT_CONFIG_HW_DATA(ev_ring, ch_num) \ +#define MHI_EVENT_CONFIG_HW_DATA(ev_ring, el_count, ch_num) \ { \ - .num_elements = 2048, \ + .num_elements = el_count, \ .irq_moderation_ms = 1, \ .irq = (ev_ring) + 1, \ .priority = 1, \ @@ -156,12 +156,12 @@ static const struct mhi_channel_config modem_qcom_v1_mhi_channels[] = { static struct mhi_event_config modem_qcom_v1_mhi_events[] = { /* first ring is control+data ring */ - MHI_EVENT_CONFIG_CTRL(0), + MHI_EVENT_CONFIG_CTRL(0, 64), /* DIAG dedicated event ring */ - MHI_EVENT_CONFIG_DATA(1), + MHI_EVENT_CONFIG_DATA(1, 128), /* Hardware channels request dedicated hardware event rings */ - MHI_EVENT_CONFIG_HW_DATA(2, 100), - MHI_EVENT_CONFIG_HW_DATA(3, 101) + MHI_EVENT_CONFIG_HW_DATA(2, 1024, 100), + MHI_EVENT_CONFIG_HW_DATA(3, 2048, 101) }; static struct mhi_controller_config modem_qcom_v1_mhiv_config = {