From patchwork Mon Nov 19 11:08:11 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 151480 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2521159ljp; Mon, 19 Nov 2018 03:09:03 -0800 (PST) X-Google-Smtp-Source: AJdET5fvCcDQ7k7vPoqtgM1O6x6tZ6xPKuSkgojP6Stx9aAsAoZkNBXkYjvdWbEozgS3pt16ioIx X-Received: by 2002:a63:151f:: with SMTP id v31mr19412107pgl.34.1542625743445; Mon, 19 Nov 2018 03:09:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542625743; cv=none; d=google.com; s=arc-20160816; b=VL6SQg7O37a32mX2hz/jdcKaZG2n5CtVXU24amFj3RcEFRedVfe1Ea6+MCMHzi+L3x AC3fqEN6GggSJFSS4lhZUyKHJq3ymlUV1J0DVCu38057rxjdjEdgnQbHbTrG5ePqNx/M xTVxQQun+q5y7BK/NBsbWoYKUt/qgrIMhgD6osj3tj3y9cd/fYVYLcWqrGNJsVV7zLRN uBEaFjnEB82UWvkatElmJcLgmtBmfVzaJmFh/z4t54uf+MXBo3PoOekqiVJOsB5wgXiy u6O108ovp9frk2XFtUFlUsHLk6glOg8sDT80wWMVaKWjHB6ia7gyxkxhTlMJj/A8ZJBs Tx1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=wBYo41bp2nljZaRVn1LYU/0Y2JzxwRkpjYo0a4rKUbs=; b=zKw5zNceJDjIplPcBQgX0OjjEF7T9f1vsWRvg4EceDuewEr1Ld4HJTk1vvohbUrber DgPwM4wEdhB7cg6EGOlnEa1MVyaegfG27PBRuY8B6W/hgEcJKgiwX5uCVIj1wFlJ9IHt hJnVuvR1yI0kAJhj6i+Kc2BUcUxxUtt71j7YoGVXSN0BGcBAna07qwrb9FSFkaK9YtaM tKQ0z4MkdesXs/CguWNAagvt0Dj346Nnaz5IRMvhLRONwLsr2/RqbURxbcIuMMOdAVeG cXiQLyWxEEdiKdRwTLi1W3Lu1yl1/3mM+dWpo5vjhqQrOsxaRlQOVaWaRfNRRU++jTkL 0q+Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Xe7FI8fn; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y63si9617722pfg.194.2018.11.19.03.09.03; Mon, 19 Nov 2018 03:09:03 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Xe7FI8fn; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728514AbeKSVcM (ORCPT + 15 others); Mon, 19 Nov 2018 16:32:12 -0500 Received: from mail-pg1-f195.google.com ([209.85.215.195]:41739 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728562AbeKSVcM (ORCPT ); Mon, 19 Nov 2018 16:32:12 -0500 Received: by mail-pg1-f195.google.com with SMTP id 70so13696025pgh.8 for ; Mon, 19 Nov 2018 03:08:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wBYo41bp2nljZaRVn1LYU/0Y2JzxwRkpjYo0a4rKUbs=; b=Xe7FI8fnfdjJi6AyzyVrSeVaOgCfijPl4/408aCn36qij4chSK2idYDy60NwZlDVWp HnnqETsoX9qEhBXJjcGukVG4vzBmNQfS35U2lZMtRcj3c0y18wb6I5aV4/XO0YZ1/Z8V wn85MY/Z8D/PezemAV4W73Bi0BUQEaM2stnoM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wBYo41bp2nljZaRVn1LYU/0Y2JzxwRkpjYo0a4rKUbs=; b=Apq0dfUlt9M22Fkcz/8lXtgg6OCIMWyTFSP7MH6eXlJ20H5kA3u5to1U3PNbdlWF/6 zAzsDqxyUZdiJxQztq2t0xBHj2+9nxQ+DkTrnD7xHOvBpWphk89Vf47sGniHhb3ct2Ll 1wNxS9i6OStmTAJmZY5WZjNldpGCpFXBwXLnooriLFBJgsLsdNcPwXIPoIv1lX4ISGEp UEW9t0y1CKtBOqB5bD8ONiKD1Zst7KxBNghyqY4MO3L2ffQTFHC7ujWxPSkk2Fhy23Tx SwdNEISvUipchvFWSkLRcLmjP1fumCCnNTZfyp5yHYvPf9coxUFr/yWZV71PyQhkqO36 uD5g== X-Gm-Message-State: AGRZ1gLvP64GlesIQL2BZGRbsxDGn2RUT4kjVUsTJXlSsWuoHbSytZA5 NO44f5+0IVi1Cxf4k57AmEBixg== X-Received: by 2002:a62:5146:: with SMTP id f67-v6mr22705390pfb.238.1542625734302; Mon, 19 Nov 2018 03:08:54 -0800 (PST) Received: from localhost.localdomain (61-216-91-114.HINET-IP.hinet.net. [61.216.91.114]) by smtp.gmail.com with ESMTPSA id q25sm43906934pgb.2.2018.11.19.03.08.48 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 19 Nov 2018 03:08:53 -0800 (PST) From: Shawn Guo To: Kishon Vijay Abraham I Cc: Rob Herring , Sriharsha Allenki , Anu Ramanathan , Bjorn Andersson , Vinod Koul , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH v4 1/2] dt-bindings: phy: Add Qualcomm Synopsys High-Speed USB PHY binding Date: Mon, 19 Nov 2018 19:08:11 +0800 Message-Id: <20181119110812.15825-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181119110812.15825-1-shawn.guo@linaro.org> References: <20181119110812.15825-1-shawn.guo@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: Sriharsha Allenki It adds bindings for Synopsys 28nm femto phy controller that supports LS/FS/HS usb connectivity on Qualcomm chipsets. Signed-off-by: Sriharsha Allenki Signed-off-by: Anu Ramanathan Signed-off-by: Bjorn Andersson Signed-off-by: Shawn Guo --- .../phy/qcom,snps-28nm-usb-hs-phy.txt | 87 +++++++++++++++++++ 1 file changed, 87 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt -- 2.18.0 Reviewed-by: Rob Herring diff --git a/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt new file mode 100644 index 000000000000..301987e716fd --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt @@ -0,0 +1,87 @@ +Qualcomm Synopsys 28nm Femto phy controller +=========================================== + +Synopsys 28nm femto phy controller supports LS/FS/HS usb connectivity on +Qualcomm chipsets. + +Required properties: + +- compatible: + Value type: + Definition: Should contain "qcom,qcs404-usb-hsphy". + +- reg: + Value type: + Definition: USB PHY base address and length of the register map. + +- #phy-cells: + Value type: + Definition: Should be 0. See phy/phy-bindings.txt for details. + +- clocks: + Value type: + Definition: See clock-bindings.txt section "consumers". List of + three clock specifiers for reference, phy core and + sleep clocks. + +- clock-names: + Value type: + Definition: Names of the clocks in 1-1 correspondence with the "clocks" + property. Must contain "ref", "phy" and "sleep". + +- resets: + Value type: + Definition: See reset.txt section "consumers". PHY reset specifiers + for phy core and POR resets. + +- reset-names: + Value type: + Definition: Names of the resets in 1-1 correspondence with the "resets" + property. Must contain "phy" and "por". + +- vdd-supply: + Value type: + Definition: phandle to the regulator VDD supply node. + +- vdda1p8-supply: + Value type: + Definition: phandle to the regulator 1.8V supply node. + +- vdda3p3-supply: + Value type: + Definition: phandle to the regulator 3.3V supply node. + +- qcom,vdd-voltage-level: + Value type: + Definition: This is a list of three integer values where + each value corresponding to voltage corner in uV. + +Optional child nodes: + +- The link to the USB connector should be modeled using the OF graph bindings + specified in bindings/graph.txt. + +Example: + + phy@7a000 { + compatible = "qcom,qcs404-usb-hsphy"; + reg = <0x7a000 0x200>; + #phy-cells = <0>; + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, + <&gcc GCC_USB2A_PHY_SLEEP_CLK>; + clock-names = "ref", "phy", "sleep"; + resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>, + <&gcc GCC_USB2A_PHY_BCR>; + reset-names = "phy", "por"; + vdd-supply = <&vreg_l4_1p2>; + vdda1p8-supply = <&vreg_l5_1p8>; + vdda3p3-supply = <&vreg_l12_3p3>; + qcom,vdd-voltage-level = <0 1144000 1200000>; + + port { + ep_usb_phy: endpoint { + remote-endpoint = <&ep_usb_con>; + }; + }; + };