From patchwork Thu May 2 00:21:38 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 163235 Delivered-To: patch@linaro.org Received: by 2002:a92:7e86:0:0:0:0:0 with SMTP id q6csp5107497ill; Wed, 1 May 2019 17:21:43 -0700 (PDT) X-Google-Smtp-Source: APXvYqymGl5F0lKpK8n4wpp6f3mUoG04ZqkUWdQCNZwbGOSxs6xfy87qoYUiYapYA1cHn/XBytmJ X-Received: by 2002:a17:902:820a:: with SMTP id x10mr528027pln.316.1556756503625; Wed, 01 May 2019 17:21:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556756503; cv=none; d=google.com; s=arc-20160816; b=mYt7MktpmyVbYmp9wTrFgWOKonZQY9P5KushxzI+Mca1Ml1cVcET8q9H01T6zSu8ef BJVJOA1YiyCjeYFW/CYleZxBI3ny8Yh2Mvew2URgdNWrNFr335O4gvuQ+NgztB5749E5 aaGezFAyQH106kOs1HQzTmZt2/QMIcm22HJvyx5ni3f03rHiNG2E8P4nd1wQu7ycG0HD VMFuTLWupHSUtsG4D4FyKHMT+pCMU4BWlIPsaRiJoTbPCPSjoui8YP8C3nhRslUj//T8 bCM9U9qi9EL8RYcU1B3wR5ufy1tVAj6APMn8JhfcwsBWN2pgPEakEfjKp8RwyIeh3K7H KklQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=J26xK/TYsajFaHvqG0j2f94K7R5CgJ81uUOmoyW1ySo=; b=cMj9dQsa5ejlij7vy3KM0GYOzsKctark6GpwbJZ8hrsybzjgBG1t8qktqaIrvWMzVt ybGSy1HqHKiPTPKnknmaGDU1UMA5AaygDOck0Co69WbfmjiEehhuxCptv4FU1SzkkVEQ IJ/oPPdeAHZWbj3KsLhvBdZhLK/DeyWh8cAPCfL3p8I6tQKpLZ/lC9UyRzCq5NlND72q 9fimSL0LMYMpv99bShXEV047Zchdz9SBnr7MGrDZadFR47EhohllUbYA0hGWX/lQuB8W /QNNBtPircYT/XLacrmQ2k+qmdxWAL0igEOYj91uzgNfxyj33zs05jcD5MBOrw3SQte6 Y74A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=id9MFSi1; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z9si40093469pgp.375.2019.05.01.17.21.43; Wed, 01 May 2019 17:21:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=id9MFSi1; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726264AbfEBAVn (ORCPT + 15 others); Wed, 1 May 2019 20:21:43 -0400 Received: from mail-pl1-f194.google.com ([209.85.214.194]:33368 "EHLO mail-pl1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726137AbfEBAVm (ORCPT ); Wed, 1 May 2019 20:21:42 -0400 Received: by mail-pl1-f194.google.com with SMTP id y3so187649plp.0 for ; Wed, 01 May 2019 17:21:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=J26xK/TYsajFaHvqG0j2f94K7R5CgJ81uUOmoyW1ySo=; b=id9MFSi12QAJGAd/W3zdyzyHMjGBmd8Wy0JaCu+Prx66jU4Zf8Z+YRBM7MU/tVGELs vXlqFGdGneK//N/pjOdMDh7eohn/p7wfe2IWZPWVx4l4JzZqXjI7eqsJ1diaU/QIM4sL 7qjTJj1xG7ZfZWsv1O6DmM6YW90Z7ViiN3z9CL50Xq5fPdD07go/jjK1vp3v6YfGbMBE ejAU3TvFndLszoxn8HuI2eHWDlcFJrs99FaCP3sPDkiCdfZIo6+zuZl6QfYirnsVcjC2 tJvbtXs53KZxKkTGYGkAdOYXk0fp/Ezua68oeXUH/IFRmlzNz+YIp0ZIz+onlGvAdiVj uXYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=J26xK/TYsajFaHvqG0j2f94K7R5CgJ81uUOmoyW1ySo=; b=Z0G/scixwzsvsH6D15cCPLYczjMu9v8UzuZMiCehBsKlSCd3QGYvctCvrZqD1m66LG PC/eLMHB2p0GPeWEe7Dc0r6+0gbzBhBv5owed4oc/UWIfqT6Mkf91XZ+J1AlgWQa9/1z QEoExBPlF+cl3kh3T05ZKPaS+RWRQ5efG6y+cCaIozhwZDkMRMnSkK7fhcCG2vM3i77x 4LwoGAfdn8E6/Tw4WccelfD2Hgfhr/ltmxhonCUHGLmjV18wzfy4YouRxgCNfzKoO3Sr ehnp93FWjivEjwDNMFnZWkQVfPGHUuMiGuOZMp9XQf91uq+HgQbTcjN2kQnxtbmHJzCr 0o3g== X-Gm-Message-State: APjAAAUG3mEGQpKzz5ZIlz0ZkKs9kQHMISdPJllpL73g+FWQi/yvYg2y z/FHaesAqyW1MY6rVK+tewBrkg== X-Received: by 2002:a17:902:e405:: with SMTP id ci5mr504855plb.224.1556756501941; Wed, 01 May 2019 17:21:41 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id k68sm32341783pfb.146.2019.05.01.17.21.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 01 May 2019 17:21:40 -0700 (PDT) From: Bjorn Andersson To: Michael Turquette , Stephen Boyd Cc: Rob Herring , Mark Rutland , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH] clk: gcc-qcs404: Add PCIe resets Date: Wed, 1 May 2019 17:21:38 -0700 Message-Id: <20190502002138.10646-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Enabling PCIe requires several of the PCIe related resets from GCC, so add them all. Reviewed-by: Niklas Cassel Acked-by: Stephen Boyd Acked-by: Rob Herring Signed-off-by: Bjorn Andersson --- Changes since v2: - Rebased patch drivers/clk/qcom/gcc-qcs404.c | 7 +++++++ include/dt-bindings/clock/qcom,gcc-qcs404.h | 7 +++++++ 2 files changed, 14 insertions(+) -- 2.18.0 diff --git a/drivers/clk/qcom/gcc-qcs404.c b/drivers/clk/qcom/gcc-qcs404.c index a54807eb3b28..29cf464dd2c8 100644 --- a/drivers/clk/qcom/gcc-qcs404.c +++ b/drivers/clk/qcom/gcc-qcs404.c @@ -2766,6 +2766,13 @@ static const struct qcom_reset_map gcc_qcs404_resets[] = { [GCC_PCIE_0_PHY_BCR] = { 0x3e004 }, [GCC_PCIE_0_LINK_DOWN_BCR] = { 0x3e038 }, [GCC_PCIEPHY_0_PHY_BCR] = { 0x3e03c }, + [GCC_PCIE_0_AXI_MASTER_STICKY_ARES] = { 0x3e040, 6}, + [GCC_PCIE_0_AHB_ARES] = { 0x3e040, 5 }, + [GCC_PCIE_0_AXI_SLAVE_ARES] = { 0x3e040, 4 }, + [GCC_PCIE_0_AXI_MASTER_ARES] = { 0x3e040, 3 }, + [GCC_PCIE_0_CORE_STICKY_ARES] = { 0x3e040, 2 }, + [GCC_PCIE_0_SLEEP_ARES] = { 0x3e040, 1 }, + [GCC_PCIE_0_PIPE_ARES] = { 0x3e040, 0 }, [GCC_EMAC_BCR] = { 0x4e000 }, }; diff --git a/include/dt-bindings/clock/qcom,gcc-qcs404.h b/include/dt-bindings/clock/qcom,gcc-qcs404.h index 454b3f43f538..5959399fed2e 100644 --- a/include/dt-bindings/clock/qcom,gcc-qcs404.h +++ b/include/dt-bindings/clock/qcom,gcc-qcs404.h @@ -166,5 +166,12 @@ #define GCC_PCIEPHY_0_PHY_BCR 12 #define GCC_EMAC_BCR 13 #define GCC_CDSP_RESTART 14 +#define GCC_PCIE_0_AXI_MASTER_STICKY_ARES 14 +#define GCC_PCIE_0_AHB_ARES 15 +#define GCC_PCIE_0_AXI_SLAVE_ARES 16 +#define GCC_PCIE_0_AXI_MASTER_ARES 17 +#define GCC_PCIE_0_CORE_STICKY_ARES 18 +#define GCC_PCIE_0_SLEEP_ARES 19 +#define GCC_PCIE_0_PIPE_ARES 20 #endif