Message ID | 20190510043421.31393-5-bjorn.andersson@linaro.org |
---|---|
State | New |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:142:0:0:0:0 with SMTP id j2csp1874806ilr; Thu, 9 May 2019 21:34:32 -0700 (PDT) X-Google-Smtp-Source: APXvYqypI59zW87H9hDeuzPiCJXlsN6Yu3O/cyZ7xDCla0ZK5j17ZDHrR5yJWtIH3SMh2XC2DysI X-Received: by 2002:aa7:8252:: with SMTP id e18mr11050718pfn.105.1557462872079; Thu, 09 May 2019 21:34:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557462872; cv=none; d=google.com; s=arc-20160816; b=0o1g/61X2+qjxeoW6zI8gUD/O7lMKS7pNSdf20Oro4ayoSPIlmuDr7xgbghiH/4mrY 2EU/zGOlP9IeS/ELuqrtJ9IsOsuiGYVu6SMlDhykBKbVtfRlwCNXyvDdcswlOzo5zhEL P17SZ3VxFs4q9ruDmGcpKNn+yO4Sw/9sr2xAiHqy7oUDDr5jwNukGv+rohC3IvOO7+gF qZVvuFarctkJNMgQ/Hnrdg0M/fq2baBn96TZa5S7kzfniMyluqBanjtJSXTwjqG9/ubZ 5QKEcHsr77HMqmoSRGcIqQBI0aCHX5yzY4KHaGk0QmPSzgtt2qNbFW/hBSH4y+vWafQP wgzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=qrYyI34a2DrOth+hiWVN5F0vACg7lAzQS8qPwj8GUmo=; b=mNpmikI4Kmwj4AYHgOby/j03r+iP7uyT5m80/pKkr30eec1PIgBZ7HpWDSBOHfXEHN CFZef9kMZdRDr2thVld+hPomJ2CjrIVLPPJ5A5aut1qlUh7tYtFcZcSrsWsdc4lILadA 9Ipw98Ms41nob6ke0qehZDsT8o2yYN2dTK/k2u5KtDGcpOr5RwqPrVxgZ6WW3lb6xOHM eM8Sh/MmGbFpE+b3KPT0fPem08qHAbKLsZ3t5TRr2E/XFDftoJ3CUDqAyIJHsZZO1QgQ SFhW5pPzRs+rZ/uPpA6FOD7OjwQ9XSEG8wDyz/taS1X3nM7aDocpNJqPhqxZupZFURsG QyIg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZRVaUHLN; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: <linux-arm-msm-owner@vger.kernel.org> Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e61si5818437plb.123.2019.05.09.21.34.31; Thu, 09 May 2019 21:34:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZRVaUHLN; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727096AbfEJEea (ORCPT <rfc822;jorge.ramirez-ortiz@linaro.org> + 15 others); Fri, 10 May 2019 00:34:30 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:43606 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727094AbfEJEea (ORCPT <rfc822;linux-arm-msm@vger.kernel.org>); Fri, 10 May 2019 00:34:30 -0400 Received: by mail-pg1-f195.google.com with SMTP id t22so2342029pgi.10 for <linux-arm-msm@vger.kernel.org>; Thu, 09 May 2019 21:34:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=qrYyI34a2DrOth+hiWVN5F0vACg7lAzQS8qPwj8GUmo=; b=ZRVaUHLNPW6p1FLWaGVN/da/ZjxPgu+rw7RcTq3l/7O/33OhV8thgylQga3AuS+a6f 3z/PHJoE/5j4bkpbyXoGaGFwvgdNlIrSVfCXGQGwQDVS2O70mOh0MNv8uHTsVWYpLZLz TToRHI2AMmNh60wkrZi3rwL+vv8gh7KHoa/ElmWJbRdlxKoJIa7+6jk1+xigXYHuOKV2 BFEEz7XWHPhYdBqWqrS+c/pzM+0Wxkz1YYClOSkCB4oluGcmjVx+sQyEPWiVdkZmpyth qWZAhYR00AGSYrpjriIyJpL56prX03ls+3oV56ZVrT5YtqyeT52ZHpMXZbcA6SyGR8JJ NOHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=qrYyI34a2DrOth+hiWVN5F0vACg7lAzQS8qPwj8GUmo=; b=PLjX10u6yxnYqJLAik+R/T0fCj9HBxIF65IGyUOCZ/j8rbmpd7TpoUDW7I9iSB8t+4 gWllbAo7jALILlOjiDNkGpDVOT7Q/TMuhZdapfoFD/ujG1pXrOrAgL1G2uEQyeS36W0y AR7A92mmjALn5TdePyxWUXUR9OxoLDGlPILjjsJvtdg7avZnjMfaGi2oHU0BvOg2Osne irK0RYEuPfFuaitNz0GwvL5s7PpykEqY3xYITSaFZ8RAjRvJ5hDvIhPvDyOi7CSy9zDO XXDmieBXPpoaRFwzycj/ewbcSbx2DGx5EN8nROb3YASIXTsqk4c9XOgsVyjNwqmKM8N5 drnw== X-Gm-Message-State: APjAAAW7ye5/0xOH6tOsQX44XQZVeCRc0gMJtnLkuxkl7/umt/3g+DWX h8JlF/DDcQtHCIpC/ZFpY924/Q== X-Received: by 2002:a63:e417:: with SMTP id a23mr10743392pgi.224.1557462869465; Thu, 09 May 2019 21:34:29 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id s17sm4785317pfm.149.2019.05.09.21.34.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 09 May 2019 21:34:28 -0700 (PDT) From: Bjorn Andersson <bjorn.andersson@linaro.org> To: Andy Gross <agross@kernel.org>, David Brown <david.brown@linaro.org> Cc: Ohad Ben-Cohen <ohad@wizery.com>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 4/8] arm64: dts: qcom: qcs404: Add TCSR node Date: Thu, 9 May 2019 21:34:17 -0700 Message-Id: <20190510043421.31393-5-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190510043421.31393-1-bjorn.andersson@linaro.org> References: <20190510043421.31393-1-bjorn.andersson@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: <linux-arm-msm.vger.kernel.org> X-Mailing-List: linux-arm-msm@vger.kernel.org |
Series |
Qualcomm QCS404 CDSP improvements and fastrpc
|
expand
|
diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index f422d6e9cb3a..3eb6089c8024 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -415,6 +415,11 @@ reg = <0x01905000 0x20000>; }; + tcsr: syscon@1937000 { + compatible = "syscon"; + reg = <0x01937000 0x25000>; + }; + spmi_bus: spmi@200f000 { compatible = "qcom,spmi-pmic-arb"; reg = <0x0200f000 0x001000>,
The bus halt registers in TCSR are referenced as a syscon device, add these so that we can reference them from the remoteproc nodes. Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 5 +++++ 1 file changed, 5 insertions(+) -- 2.18.0