From patchwork Wed Jan 6 12:53:10 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 357558 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp843435jai; Wed, 6 Jan 2021 04:55:44 -0800 (PST) X-Google-Smtp-Source: ABdhPJyxAinmfU/1NYDiAgMZSPxpRA6sU9olKStPLVn0c4llrIiyAMEW05Ue1k0dqJtaqQUR1fgR X-Received: by 2002:a50:f089:: with SMTP id v9mr3983568edl.353.1609937743788; Wed, 06 Jan 2021 04:55:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609937743; cv=none; d=google.com; s=arc-20160816; b=GjDSfd8V+UV4wuUB8gjf8yJ7aKrxavNk6/Me9XFmO6dWfD0sp50JsUWFEXySE3PIRm BSvdbtHXxLcDDqsBo8X5ho+5gsztiMd9mGCuBQhoYE+UWdtkEqUdYaALgI22ygxpkYL6 RXY500RBYf82grK9Or6ob0WSPlDbeRDD4eT5PWLlhZJ3UGTAgWZcGNuuvRwsIu2IROQC vizPAS8WWJh6UY3cYcDjuP8AxggqbNlcx4yaoprhTx0h5CagfNUrJfVZmOG5ldojBjTN doiM16LTMRpoOZ9mYW+Qv3SQNWE4+t08sSdS1xps7j432GhInVsJPpqcUZtcvUygCFs0 Sxxw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=dcjq6ySHauExsv9V4q5630OQKP0ygTy3/BVfo42I6Bs=; b=kShavaYQbpjFkzCgODHBoGkdJovG10WL3CcYGfhCg1lKDil5yvw9Nci0zdv7T6xVR/ nQTS8YKR4xEwh+C4B+R/1gjNjegdBVgFphZ8jINIEH2uIJeYzY+Tsiy6YLt9C40UQ/mh +2ffx2pTXriBpAla0DHAH+gzclXz2vgxz7re98Ozrgc8ehqEpZjCdOHeZmvM+iv5LMmD 5JvlSr2Qc9scnvUZSk+bnXcpAxVZfwEolFq4+ULhu7CDm/8FstK74qmay0dH4KFUoKyY rWTEPrGzAkdySWyv5/9eH/viWrsNeK+MjWGStyupPquhNMuB3t/UlmKzHyCFtOG6TBVO RXKw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ovfmRKYo; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u9si930006edv.418.2021.01.06.04.55.43; Wed, 06 Jan 2021 04:55:43 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ovfmRKYo; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726700AbhAFMzJ (ORCPT + 15 others); Wed, 6 Jan 2021 07:55:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42210 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726699AbhAFMzI (ORCPT ); Wed, 6 Jan 2021 07:55:08 -0500 Received: from mail-pg1-x52b.google.com (mail-pg1-x52b.google.com [IPv6:2607:f8b0:4864:20::52b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 44851C061363 for ; Wed, 6 Jan 2021 04:54:05 -0800 (PST) Received: by mail-pg1-x52b.google.com with SMTP id z21so2175675pgj.4 for ; Wed, 06 Jan 2021 04:54:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=dcjq6ySHauExsv9V4q5630OQKP0ygTy3/BVfo42I6Bs=; b=ovfmRKYouCXn0IzBiLyVatNfL2wv89xZURd3oCdiX1D2wCa53ktoo9XsUvh2QHKjxH QYAOEXjt8B6YMnKg41frSkA3GjkO+Q88XK2fDTQbcZ812wmq+mdjhqmDUr2yC7Rbm1go RS/PtW/MOV79HjNEnm4rhNPGrL0Owg26kVXnCe/wYnLJJ+fvtsyi99KZq9hH+WWzl8xq en82RtJZcAyf8fQm+mUIH2SOmyX7WOQVZc47YlNudpH0UU7NzmT9JritaR20Sw2lUt0n OjEeRQHv/Ah8U6PVNBNBU/nnEoyT+e0HLbdi81M1e/PVNjsSq2LXnn0KKUbEaw+JPPTw M1Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=dcjq6ySHauExsv9V4q5630OQKP0ygTy3/BVfo42I6Bs=; b=dphDIUP4bgLCcaUCQuZxh/y9y9Xvbd/h6JTne2TKPncFDGn45FnfVLO2fUfTWJn5mm KyXPhF5OBdCZwOrAb3Of/Cy2XI5J9410eUn9AU8BawcM/F9mZLHZ2jxxdOX8Ag/7jWmu S6H6FpQclY8SnwYpyYqxpgJD+BF1zmWwfdaKscCrhxLpjgBU3eXIrMP/tCE1MmnVwgzC De5HBKJ0zIuscX/jTR17x3vqydhg9bzxGKm4Qv4jc5iNJxWJjmg90y/PwgwLimoRMq9J VNrdl3TkmOH9EmVdc1daQe0xQTXHHdjyIqwxee58U31RoqY4qppkNZLeYqOiMAxHWVlg pBdQ== X-Gm-Message-State: AOAM530pctGKZmTFPy4bkfnzVHSr7Bxr1+5YaP6HdSXmdzgZtza2+kjO PaloheQdXYDVrYJPS3dduMASbuYxRyZe X-Received: by 2002:a63:77c1:: with SMTP id s184mr4309628pgc.376.1609937644789; Wed, 06 Jan 2021 04:54:04 -0800 (PST) Received: from localhost.localdomain ([2409:4072:6102:e7a2:51f0:bf72:bf80:ec88]) by smtp.gmail.com with ESMTPSA id n128sm2918182pga.55.2021.01.06.04.54.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Jan 2021 04:54:04 -0800 (PST) From: Manivannan Sadhasivam To: agross@kernel.org, bjorn.andersson@linaro.org Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH v3 06/18] ARM: dts: qcom: sdx55: Enable ARM SMMU Date: Wed, 6 Jan 2021 18:23:10 +0530 Message-Id: <20210106125322.61840-7-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210106125322.61840-1-manivannan.sadhasivam@linaro.org> References: <20210106125322.61840-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: Bjorn Andersson Add a node for the ARM SMMU found in the SDX55. Signed-off-by: Bjorn Andersson Signed-off-by: Manivannan Sadhasivam --- arch/arm/boot/dts/qcom-sdx55.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) -- 2.25.1 diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx55.dtsi index 8b71f476e5b1..d78e1123b422 100644 --- a/arch/arm/boot/dts/qcom-sdx55.dtsi +++ b/arch/arm/boot/dts/qcom-sdx55.dtsi @@ -170,6 +170,30 @@ tlmm: pinctrl@f100000 { #interrupt-cells = <2>; }; + apps_smmu: iommu@15000000 { + compatible = "qcom,sdx55-smmu-500", "arm,mmu-500"; + reg = <0x15000000 0x20000>; + #iommu-cells = <2>; + #global-interrupts = <1>; + interrupts = , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + intc: interrupt-controller@17800000 { compatible = "qcom,msm-qgic2"; interrupt-controller;