From patchwork Thu Oct 6 12:46:56 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 612952 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4D241C4321E for ; Thu, 6 Oct 2022 12:50:37 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230088AbiJFMue (ORCPT ); Thu, 6 Oct 2022 08:50:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32994 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231716AbiJFMuB (ORCPT ); Thu, 6 Oct 2022 08:50:01 -0400 Received: from mail-lj1-x232.google.com (mail-lj1-x232.google.com [IPv6:2a00:1450:4864:20::232]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C0B6BA50D0 for ; Thu, 6 Oct 2022 05:48:11 -0700 (PDT) Received: by mail-lj1-x232.google.com with SMTP id s10so2104929ljp.5 for ; Thu, 06 Oct 2022 05:48:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=KwbF9jO+sY4vXoUZ33qB21i8B3HKy8zqWPUMYNOaFag=; b=RDR9OpPgvastLJKKWTE/chUZe7uXRSg+FzziEdZhMaGPZC+5hceCocjfbTPJDdZ6Wt j819AwjwgE7ST7BO0j3LWzMcakhgZQGEL5F6DXDG3LZU7Y35ov9/2agPJy+9UpFU0QbI qpPV+EkE0xJqYGZu9v9Oprg+P/a1iglYsDcCrDHBigDQNEiezuW9NaVhNaulsB8tq27u 6Oi6v+nhsayfFhSUkCpAIyoKJWOXzwp6cXfctuR7H9tyKSd3EUo0TH5PjiWNrdueiUhE 74Rs278Fo+2rcjt13qAX9yAVgsjj5tRnax9fZpE9xRWzER9rqwjbFLyvntP5CPIFIjOD 092w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=KwbF9jO+sY4vXoUZ33qB21i8B3HKy8zqWPUMYNOaFag=; b=znPtcs089JJ9h7sqE7pzorUvGejMIgKR1whiqHFt2/h2MA9ymsIOSPkkE+w4oC+ZFd stD62FZzUyijqVHeX+2uy7CHhUFkeRg6DrUWMHeLve2L/mWxp3ALcFm7SWBWYVvX9TWP hh6xs+W5baS5uW50qrRxqS9G71UZJRSqquprMb8NPgE8+ycDU0Pgz2i5iByuqM+y7ghx LatQJvysNw03RM7su+MqyWKJSMXjyhdN5EKJ1DJZK/hHevAKO9fROB8sgj5IY3ipK3uJ J/ZyJpMKHrIUg+4R9c+I3oznNQY2f5WLs1UPT439BlBE/TmiH/enpCwokOKHjQmPxWyI Y/2A== X-Gm-Message-State: ACrzQf10RO1lxi6cWZAKjpc+v7WFBsrD2fTO8amJPNVpd/A3Bg5DxDdT QPevSgZAraFmSieW8BkQRIc+Qg== X-Google-Smtp-Source: AMsMyM4mn9tQJaC+3CCD88sKjPIHvhKpp5WdmgzM+4uxNXeHEbcZ3J2Zv69dK+EC6uK4PDgckWC6ig== X-Received: by 2002:a05:651c:505:b0:26c:5815:5519 with SMTP id o5-20020a05651c050500b0026c58155519mr1722907ljp.316.1665060458025; Thu, 06 Oct 2022 05:47:38 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id br32-20020a056512402000b00497a3e2a191sm2687659lfb.112.2022.10.06.05.47.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Oct 2022 05:47:37 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski , Rob Herring Subject: [PATCH v4 31/34] dt-bindings: pinctrl: qcom,sdx65: fix matching pin config Date: Thu, 6 Oct 2022 14:46:56 +0200 Message-Id: <20221006124659.217540-32-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> References: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The TLMM pin controller follows generic pin-controller bindings, so should have subnodes with '-state' and '-pins'. Otherwise the subnodes (level one and two) are not properly matched. This method also unifies the bindings with other Qualcomm TLMM and LPASS pinctrl bindings. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Rob Herring --- .../devicetree/bindings/pinctrl/qcom,sdx65-pinctrl.yaml | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sdx65-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sdx65-pinctrl.yaml index cdfcf29dffee..0f796f1f0104 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sdx65-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sdx65-pinctrl.yaml @@ -49,8 +49,10 @@ patternProperties: oneOf: - $ref: "#/$defs/qcom-sdx65-tlmm-state" - patternProperties: - ".*": + "-pins$": $ref: "#/$defs/qcom-sdx65-tlmm-state" + additionalProperties: false + '$defs': qcom-sdx65-tlmm-state: type: object @@ -175,13 +177,13 @@ examples: }; uart-w-subnodes-state { - rx { + rx-pins { pins = "gpio4"; function = "blsp_uart1"; bias-pull-up; }; - tx { + tx-pins { pins = "gpio5"; function = "blsp_uart1"; bias-disable;