From patchwork Wed Nov 16 12:51:11 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 625566 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2DE60C433FE for ; Wed, 16 Nov 2022 12:51:39 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232788AbiKPMvi (ORCPT ); Wed, 16 Nov 2022 07:51:38 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42470 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232718AbiKPMvh (ORCPT ); Wed, 16 Nov 2022 07:51:37 -0500 Received: from mail-wm1-x331.google.com (mail-wm1-x331.google.com [IPv6:2a00:1450:4864:20::331]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 576FE25E1 for ; Wed, 16 Nov 2022 04:51:36 -0800 (PST) Received: by mail-wm1-x331.google.com with SMTP id l39-20020a05600c1d2700b003cf93c8156dso1384535wms.4 for ; Wed, 16 Nov 2022 04:51:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fOWAJTGxhSL0kzCH0VY3KqRez3fd+24sQZ4yenpGyEQ=; b=g6Q+rbay9BJpPOEEEKnz7T2521ZOOmuBq9KNeyTLjAGMgjIdYgRtmWuzXoLRwZf46H zaNae2SONwU+XnkDrmd8e7fkI4dtUjqQvYNaZbbENgAMB9YQC+bk6JXzgdpMHsYi2MF/ YMt7VHfT2FvbsWrT+Skft5/WucdM2rI253XJ9C+WQyBEZr2sbKBSrGfGyKpY73Xt6DTR Tl/iCmDkQMqknSYEYq9U1Z4IGSlLBcNULpGZr50ThmlLYeHQi4UB7ce1of5HWQOlhJvB q7Nmk7ZhDcsvIQLZaHc23ZRJOnlyqlw0Pb/rRzdVf7i6gwMnTDPI0Uv/CtkR1OeCnDYZ 6StA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fOWAJTGxhSL0kzCH0VY3KqRez3fd+24sQZ4yenpGyEQ=; b=h3QUlmkYGof2GbcPp5zERRoaitv6JyoCrz+x/xBuv+KTjyKF1jC6yMd7WAKZ/Dh9XE 6/HcsBslXIVqZyF3HFkTy5Asw3CPgyDYsXLdAEygG9DzHvdzuDSmYEqGjk5GMk5ijgob BniBv833m6nTFHEst0g9k9FuOAruO90k6QDlak/Dhm4XG17+uiuvs7taUk+aHRicgHl0 s9lfNedF/s8sfs3jXTFLgTUFJdRgKnqxkjEXtRbPYLWCVEEjV4E3H75xTCJzoWgqnLl9 chJflMaJdRmges/zLbewXf7KxEkzVqxtfzo5HwY3FFyLq/pPMLifx17QP3/2seZbj4Cp qCaA== X-Gm-Message-State: ANoB5pnlTqyTGDOrHM5sY0q5p6IO8TZIG7H/kvf42s+SmHpmcvKja0ou HUKdepz65uABZG89nmvZRFc2IA== X-Google-Smtp-Source: AA0mqf6YrPAUzRYEaAN56cmDPKqfBWKc2j8FnP/tKu9PVQ60qFgHgK7c6JDWN8e4a2F1naVI/X0R4w== X-Received: by 2002:a05:600c:1d94:b0:3cf:7385:7621 with SMTP id p20-20020a05600c1d9400b003cf73857621mr2057220wms.62.1668603094819; Wed, 16 Nov 2022 04:51:34 -0800 (PST) Received: from localhost.localdomain ([94.52.112.99]) by smtp.gmail.com with ESMTPSA id d16-20020a5d6450000000b0022cc0a2cbecsm15386776wrw.15.2022.11.16.04.51.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Nov 2022 04:51:34 -0800 (PST) From: Abel Vesa To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski Cc: Linux Kernel Mailing List , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 1/2] arm64: dts: qcom: sm8550: Add UFS host controller and phy nodes Date: Wed, 16 Nov 2022 14:51:11 +0200 Message-Id: <20221116125112.2788318-2-abel.vesa@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221116125112.2788318-1-abel.vesa@linaro.org> References: <20221116125112.2788318-1-abel.vesa@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add UFS host controller and PHY nodes. Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/sm8550.dtsi | 76 ++++++++++++++++++++++++++++ 1 file changed, 76 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 07ba709ca35f..27ce382cb594 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -1372,6 +1372,82 @@ mmss_noc: interconnect@1780000 { qcom,bcm-voters = <&apps_bcm_voter>; }; + ufs_mem_phy: phy@1d80000 { + compatible = "qcom,sm8550-qmp-ufs-phy"; + reg = <0x0 0x01d80000 0x0 0x200>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + clock-names = "ref", "qref"; + clocks = <&gcc GCC_UFS_PHY_PHY_AUX_CLK>, + <&tcsr TCSR_UFS_CLKREF_EN>; + + power-domains = <&gcc UFS_MEM_PHY_GDSC>; + + resets = <&ufs_mem_hc 0>; + reset-names = "ufsphy"; + status = "disabled"; + + ufs_mem_phy_lanes: phy@1d80400 { + reg = <0x0 0x01d81000 0x0 0x134>, + <0x0 0x01d81200 0x0 0x3d8>, + <0x0 0x01d80400 0x0 0x258>, + <0x0 0x01d81800 0x0 0x134>, + <0x0 0x01d81a00 0x0 0x3d8>; + #phy-cells = <0>; + }; + }; + + ufs_mem_hc: ufshc@1d84000 { + compatible = "qcom,sm8550-ufshc", "qcom,ufshc", + "jedec,ufs-2.0"; + reg = <0x0 0x01d84000 0x0 0x3000>; + interrupts = ; + phys = <&ufs_mem_phy_lanes>; + phy-names = "ufsphy"; + lanes-per-direction = <2>; + #reset-cells = <1>; + resets = <&gcc GCC_UFS_PHY_BCR>; + reset-names = "rst"; + + power-domains = <&gcc UFS_PHY_GDSC>; + + iommus = <&apps_smmu 0x60 0x0>; + + interconnects = <&aggre1_noc MASTER_UFS_MEM 0 &mc_virt SLAVE_EBI1 0>, + <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_UFS_MEM_CFG 0>; + + interconnect-names = "ufs-ddr", "cpu-ufs"; + clock-names = + "core_clk", + "bus_aggr_clk", + "iface_clk", + "core_clk_unipro", + "ref_clk", + "tx_lane0_sync_clk", + "rx_lane0_sync_clk", + "rx_lane1_sync_clk"; + clocks = + <&gcc GCC_UFS_PHY_AXI_CLK>, + <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>, + <&gcc GCC_UFS_PHY_AHB_CLK>, + <&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>, + <&rpmhcc RPMH_LN_BB_CLK3>, + <&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>, + <&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>, + <&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>; + freq-table-hz = + <75000000 300000000>, + <0 0>, + <0 0>, + <75000000 300000000>, + <100000000 403000000>, + <0 0>, + <0 0>, + <0 0>; + status = "disabled"; + }; + tcsr_mutex: hwlock@1f40000 { compatible = "qcom,tcsr-mutex"; reg = <0x0 0x01f40000 0x0 0x20000>;