From patchwork Wed Feb 21 03:41:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 774602 Received: from mail-oi1-f177.google.com (mail-oi1-f177.google.com [209.85.167.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 572BA3B7AC for ; Wed, 21 Feb 2024 03:42:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708486944; cv=none; b=sJZonuC3tnl/HsD8n9UI7etIjacQnihNaNGzj1tqXnBs/UGWiEkxx4arjZHx1MRKqrB5lWE/qGF0NTLA7wVjYOSLBkMF/qafLtQHLK6GpOFKly9oC4usSFvsyiCIKm0kcL//CeQcNTLao/aCfZYp3iaS3Fc5Tefi3kBjhpbWqnc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708486944; c=relaxed/simple; bh=KbA9G9eXOsWwtGSkFU+soq1QMhVPjhBtiPB+o5awvqI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tad3MsvRoxvjWh5Q82GA7mJGjctB4nJ1SO5xkTNNQQe6xU+sS92D0gQAaFvCiNLyQynnE1RN5n+YvlV5+pAdru6MqpwaZx9gU863IIcZRb26j//zafkKpGHOmv0VkPVsXuRAg8acM88kRhozsWexHB+JJAtqnpyvODL3L5/8TFA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gif9eeOe; arc=none smtp.client-ip=209.85.167.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gif9eeOe" Received: by mail-oi1-f177.google.com with SMTP id 5614622812f47-3c0a36077a5so3807437b6e.0 for ; Tue, 20 Feb 2024 19:42:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708486942; x=1709091742; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vlnBSSjOzn7sFPoNZS7Y/ly3BdTtFkH+6wgg++BCcqU=; b=gif9eeOe4yOxhlkczG+OXyNKDbC65ZkR2aZXbQjyTn43VzkaIUilBPJHCr8yXSK/jd aKRMu1LdYz4c12v52tdkVIecjyYnYDZxGxOs5FNiB3IUD3n+zD2jPDJT4q5vZrPB9tem 46vkgs+tBkCxo7WYaiWac+3KQ0Jw8M/I0tJzSUe7aCM1eYWJTLke1HsHp0bI7TuAFLS4 Tv6OlWruDTnGImmUkLY2G8R+o9EB55sGcLv0M+9WUKX5uMt4g0vIM7+pl6uqc6ayO1ax 2/NEUZtGBd7NMmpBCEG7M31GmTzCZs7MxpCxVHznNEnvWtHTUY1ArMwb+wHciJu33PIt 0XVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708486942; x=1709091742; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vlnBSSjOzn7sFPoNZS7Y/ly3BdTtFkH+6wgg++BCcqU=; b=Jxoeq+y+li+/BvYwTOtKV7X+tczcSMnjPBvPVPphcjHuquOzHqPqSXW3GH4woNfxYU QOSOG+s1M0BZwJOEbhMWoLt9BkBKCf7zLB7mgLA5eRS2WeY01UrUNXIyEE5fYK13wg3m 7lsLIT4NLhgs+HX5RuhKEsju+Y5xkd5dIMp6TTE7856XV5Ur3eOLM2t4VCAwqW+K1ofU VFOUar/onw2tkWNKcH2LB7mBw4aJV4Twat8v8t6R2dtGRNqtbr1zK3WrdqsZ3uA0W+R/ 6s0d36iGpzcvtyZnQW8oQo7J5K8IkP5c+mkXdUqgQ78LmCQA1YyPZTFR84sEYCTCd4wX KLDQ== X-Gm-Message-State: AOJu0YwApQkgN4aFdr5glwVoJeZ27i4wJGi1l4gxArmPA+bwYykoSmFP yoaOsM5w0DZm+PolLM48Ymo0Unxi55mJkJX9owlM2IaUt4vxWGORZX4b9ELShg== X-Google-Smtp-Source: AGHT+IFGy9uyH0UHM8kmzNOVRUAoTGR03tuxjmovgcToFVCyJ56SiFsbVXtCTGQCx6upDQ8QhNNbFQ== X-Received: by 2002:a05:6808:1891:b0:3c1:4b14:f684 with SMTP id bi17-20020a056808189100b003c14b14f684mr14258400oib.1.1708486942506; Tue, 20 Feb 2024 19:42:22 -0800 (PST) Received: from [127.0.1.1] ([117.207.28.224]) by smtp.gmail.com with ESMTPSA id o23-20020a056a001b5700b006e466369645sm4436231pfv.132.2024.02.20.19.42.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Feb 2024 19:42:21 -0800 (PST) From: Manivannan Sadhasivam Date: Wed, 21 Feb 2024 09:11:50 +0530 Subject: [PATCH 04/21] arm64: dts: qcom: sm8350: Add PCIe bridge node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240221-pcie-qcom-bridge-dts-v1-4-6c6df0f9450d@linaro.org> References: <20240221-pcie-qcom-bridge-dts-v1-0-6c6df0f9450d@linaro.org> In-Reply-To: <20240221-pcie-qcom-bridge-dts-v1-0-6c6df0f9450d@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1223; i=manivannan.sadhasivam@linaro.org; h=from:subject:message-id; bh=KbA9G9eXOsWwtGSkFU+soq1QMhVPjhBtiPB+o5awvqI=; b=owEBbQGS/pANAwAKAVWfEeb+kc71AcsmYgBl1XEFe9IDQrVK9X1nik2kdFoOPmU5NjchVPFBr aeJu7rRqcuJATMEAAEKAB0WIQRnpUMqgUjL2KRYJ5dVnxHm/pHO9QUCZdVxBQAKCRBVnxHm/pHO 9RFaB/985Jm35diurGxgH7nuWLG+eGn2TdW2OQDfzyO6sSyhkBmcRccIr48Gl45KSYHmZbFHPOy swcOm2rfA847VUmeKY6JsvLMSpfuJAumvDBS/jru/hqcav1i/XRzKTGibkVdIW1LNPZY7Ra7XDK /im/EpFhPLLobtvQHWrFh/yLP3z90yUrmcgTMg3V1KDdDawJKaEOrNMoFIQR9dXdPGyFRPjxCQ3 G5fDS2N8QR/6aWAS+Duq+PEV+DzI7Aee2151CztOUERCAqgMpUEHPeoPA+Pt+SCSJbAM69Rh/57 KcpbcYOkvy17dpxbi1xQmJ7TbgqG7hvx8WwwJnIxYIeg07CN X-Developer-Key: i=manivannan.sadhasivam@linaro.org; a=openpgp; fpr=C668AEC3C3188E4C611465E7488550E901166008 On Qcom SoCs, the PCIe host bridge is connected to a single PCIe bridge for each controller instance. Hence, add a node to represent the bridge. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/qcom/sm8350.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qcom/sm8350.dtsi index e78c83a897c2..a2779c1bb4c1 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -1566,6 +1566,16 @@ pcie0: pcie@1c00000 { phy-names = "pciephy"; status = "disabled"; + + pcie@0 { + device_type = "pci"; + reg = <0x0 0x0 0x0 0x0 0x0>; + bus-range = <0x01 0xff>; + + #address-cells = <3>; + #size-cells = <2>; + ranges; + }; }; pcie0_phy: phy@1c06000 { @@ -1649,6 +1659,16 @@ pcie1: pcie@1c08000 { phy-names = "pciephy"; status = "disabled"; + + pcie@0 { + device_type = "pci"; + reg = <0x0 0x0 0x0 0x0 0x0>; + bus-range = <0x01 0xff>; + + #address-cells = <3>; + #size-cells = <2>; + ranges; + }; }; pcie1_phy: phy@1c0e000 {