From patchwork Sat Nov 30 01:44:29 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 846569 Received: from mail-lf1-f42.google.com (mail-lf1-f42.google.com [209.85.167.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD0C119DF7A for ; Sat, 30 Nov 2024 01:45:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732931112; cv=none; b=idLRVMQoXEebsvr7Oa2Y4+5S5E4KiL43rYqe4rYzy0U1PhKa7LKrKtse4NPqPzop5kVLPUQbwW4LX/ysJhngmOmIwJhWm5FF4ZI21Z8bIbzgR5EvQF7yWM3E4RmvrAdGZOTlxFf5v6ZwHaFdPMUP3v/5jr5yzdS7HylJhLaRb5o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732931112; c=relaxed/simple; bh=k6VUs1ScFCdCh+SFXZEEGEWQ1wMPimPue9P3iT/F5+E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SX9nm0CkJydNAkDP+PDDsWCJc9uwlsxUmwf+EYj9APKjxFFbzzFFlBnlMIn/uK6m+pWoYVVLzhWF5SBmIP+BPT5ggkMMKkL7P74xgzVbkoJolzev8EZooNY63xl0Nn84CyX+rLKiPr1mYcHM2WRlllx3tQ7tmZqUAZIK8CsQi0Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Zh6VX49r; arc=none smtp.client-ip=209.85.167.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Zh6VX49r" Received: by mail-lf1-f42.google.com with SMTP id 2adb3069b0e04-53ddb99e9dcso2466774e87.3 for ; Fri, 29 Nov 2024 17:45:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1732931108; x=1733535908; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4UBAF6UjiLUGwxXJXXuJ3ndE0M3ekgfexe+qBug5T/M=; b=Zh6VX49rwO5J0+lziEc7+baJI6G+OqXwqUr9TwbL4vBNB9n6QlO9UlRo7uE58Yx9uj B8HDvEboLuj9p7W3T3VNRHy/1QK8ydVnsVbeIRwsF9LihtAlPV8QtLA36xJThwNKntFz CUKYexgVe0LTBtSa0I1P6UUPtzSTDAVObHYrA0sJdpOR1uZCdVJX5hX2EeMohY0byQVy SHaWVcR+8LVEmTfKjwHR1fU0X4bPlBwAjzH9xYmyvAhz88IfhOvJRZ/+9CnkNwvZ/Yyf jxxBcHVtO8ny+lORgIze2vSMKiLo2t0A2l8PQ4s0esdJKntQ0F72G4YVfhz1Hvo05qBz nWMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732931108; x=1733535908; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4UBAF6UjiLUGwxXJXXuJ3ndE0M3ekgfexe+qBug5T/M=; b=mGNb9Nm8ZhdfST9SrDNwARJBCL8AQtZ1TxiPwrHX0b0UH/YeXRCv/HwV1NFOSrGgvn hWRB1WYOTufSg7dfkOf0jv5+OudPrrwhbWWE+GS+bw65SRaH2z8LX6z7KGPv/NrZrbHB Y9aKdQl+ckZpJguhlzY0q3glmC6dxTiMr/pk7nDiVL4mEOYvXgDk2GTe0tYzevoQ+x7T xdPe5qJWfPTGLe7N4C4dgheREYORiSgWHeAhzWXz5rKJ+q3UAMXBAqIWQlj1vn/LkIJC v1gfNw4mCnxqhC+RFUDtDK2D0qASCTaerwCn23sJP17SdVoYCRwwHOswDrVjvXMK1jMt hxiA== X-Forwarded-Encrypted: i=1; AJvYcCXb+uQwbel/ni1gWwe12tafRF5QULIDiQ/qGyFKxAg+oQ/DtNhSjoHOwoZIDg1ZiBWVuytBCK2tPFIgIEXu@vger.kernel.org X-Gm-Message-State: AOJu0Ywt3wlgG9M1XSps964XNpFYRRXJGAe9YBFIlNFGkGMVOAukCKxJ 1G7Eyuc861gHUfcmj3Xi29efsnNkwACJbnsCzmCtYnn4Pg0j9hHTiykp0yMhh80= X-Gm-Gg: ASbGncsG/ViBqXuHU/fkErw5lhRJy583EiDagzh+dtFAvH+joCcB+jMvQXpce4TPWEw nlIi6kAjkL5m6iCu4gM3dPJoL8K4dwu07QIZYApo/M0VTFTZ2kPBXWM87vOYO1wshPKJzJmQxQF Zl+2cfucS3cm7QyCe9+bfR1e3t28uYoiChrrJt5DFeN0unceORhyIxnflrXNGetcJVkWgTMnqsV 19XxcSoeglFh8XrfWi9rJSedw8PjSHq5lalYqib1+seQGbIh8h9DQUp1Q== X-Google-Smtp-Source: AGHT+IHgUV2H0V3qveYW9vM8m6Sz16PeQG5OJ2ycdGd0M9ucuWVyHr7bFYH1ZtfUYfvoa/EM3dp0ow== X-Received: by 2002:a05:6512:b97:b0:53d:e8ed:2172 with SMTP id 2adb3069b0e04-53df00d71cfmr8286841e87.14.1732931108050; Fri, 29 Nov 2024 17:45:08 -0800 (PST) Received: from umbar.lan ([192.130.178.90]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-53df64a0742sm631946e87.261.2024.11.29.17.45.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Nov 2024 17:45:07 -0800 (PST) From: Dmitry Baryshkov Date: Sat, 30 Nov 2024 03:44:29 +0200 Subject: [PATCH v2 17/31] arm64: dts: qcom: sm8650: correct sleep clock frequency Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20241130-fix-board-clocks-v2-17-b9a35858657e@linaro.org> References: <20241130-fix-board-clocks-v2-0-b9a35858657e@linaro.org> In-Reply-To: <20241130-fix-board-clocks-v2-0-b9a35858657e@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Leo Yan , Joseph Gates , Georgi Djakov , Shawn Guo , Stephan Gerhold , Zac Crosby , =?utf-8?q?Bastian_K=C3=B6cher?= , Andy Gross , Jeremy McNicoll , Rohit Agarwal , Melody Olvera , Bhupesh Sharma , cros-qcom-dts-watchers@chromium.org, Stephen Boyd , Rajendra Nayak , Martin Botka , Jonathan Marek , Vinod Koul , Tengfei Fan , Fenglin Wu , Neil Armstrong , Abel Vesa , Alexandru Marc Serdeliuc , Vladimir Zapolskiy , Sibi Sankar , Bryan O'Donoghue , Jun Nie , James Willcox , Max Chen , Vincent Knecht , Benjamin Li , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1965; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=k6VUs1ScFCdCh+SFXZEEGEWQ1wMPimPue9P3iT/F5+E=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBnSm31N53BVunJtGm69GZ1EaEc658s6CQsIs60X wwwFfQMxH6JATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZ0pt9QAKCRCLPIo+Aiko 1YppB/9BnIg7VHJpJlZtPXIQoFZHFrdmnWqOYrVY879AQBFUvrYFyCQp7XLARzoNb+Kt8q5W8Nm bHInu6YNUUYDtpWSA5QxCVppNwXctb7uvWHJf1qJpqTAHlxniqxwAaZd//MyPiPlqtQO4l3SRi6 CAy9kF4JoW0fixpR61Yh1MbkZgRBxAZ6A5ok/FwetIis8PN5ES3xlx0Rw0+MVClNLM3HTPOhY2m n/p+w43OPCvKZYlu/5GczV5JSF14FEi5NnQBlOJL6PHoZLZdwnGgR50E6+nBAgP68ihJxh+cGPg /Yqi77HjFsFcSX3aaBv8+3lH8FITTojvJY12v0iuA6ifLNrC X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A The SM8650 platform uses PMK8550 to provide sleep clock. According to the documentation, that clock has 32.7645 kHz frequency. Correct the sleep clock definition. Fixes: 6fbdb3c1fac7 ("arm64: dts: qcom: sm8650: add initial SM8650 MTP dts") Fixes: a834911d50c1 ("arm64: dts: qcom: sm8650: add initial SM8650 QRD dts") Fixes: 01061441029e ("arm64: dts: qcom: sm8650: add support for the SM8650-HDK board") Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8650-hdk.dts | 2 +- arch/arm64/boot/dts/qcom/sm8650-mtp.dts | 2 +- arch/arm64/boot/dts/qcom/sm8650-qrd.dts | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts b/arch/arm64/boot/dts/qcom/sm8650-hdk.dts index f00bdff4280af22f6f8b23e33238f53c602bc169..d0912735b54e5090f9f213c2c9341e03effbbbff 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-hdk.dts @@ -1113,7 +1113,7 @@ &sdhc_2 { }; &sleep_clk { - clock-frequency = <32000>; + clock-frequency = <32764>; }; &swr0 { diff --git a/arch/arm64/boot/dts/qcom/sm8650-mtp.dts b/arch/arm64/boot/dts/qcom/sm8650-mtp.dts index 0db2cb03f252d19a1f8b171a562a8e06290c8a21..76ef43c10f77d8329ccf0a05c9d590a46372315f 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-mtp.dts @@ -730,7 +730,7 @@ &sdhc_2 { }; &sleep_clk { - clock-frequency = <32000>; + clock-frequency = <32764>; }; &swr0 { diff --git a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts b/arch/arm64/boot/dts/qcom/sm8650-qrd.dts index c5e8c3c2df91a49476f49832c0bd6418f4dfae3d..71033fba21b56bc63620dca3e453c14191739675 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-qrd.dts @@ -1041,7 +1041,7 @@ &remoteproc_mpss { }; &sleep_clk { - clock-frequency = <32000>; + clock-frequency = <32764>; }; &spi4 {