From patchwork Thu Jan 2 16:32:09 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bryan O'Donoghue X-Patchwork-Id: 855054 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 73E76154433 for ; Thu, 2 Jan 2025 16:34:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735835660; cv=none; b=Kas3SAMCfgkumxUboof2X+BB1uwwhcrgiwBdSOFX7iCVRX2aH6ouAtZt4Y4JEyOYxySwy3xXZKcF4AHhIPmNk7Rf8Rb0me5+QP+hz8I3RBlfs7Bey7CvMqojCzXLFbcAKGkrGnp4VQHCBWXZgwy+0Yo/PKZnRSZUnm4K84DyWzk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735835660; c=relaxed/simple; bh=X+nwIbBfbLcCZT0e98AgVPsphz3+SNjG2j83drNBAAE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SjjC7KFzffVvhHEt3hKuiIieHP1Hw7XBD1gsARF+2BvDdkAWuGXqGKFTSuqllBGDTj23LGaMGlel7ITCElbIeXAw4QjZcghoVXGU5f45CSostzD5Mzn2kbBcLw7A7PBp7XQPhDhuIkEJGTwSlfp5JcSz1lPxgUFRM2aMky/OV/A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zu+v2FSI; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zu+v2FSI" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43623f0c574so78644355e9.2 for ; Thu, 02 Jan 2025 08:34:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1735835654; x=1736440454; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4jQuo0hv2fipuMWchCJhbaPZljnbATox/IIGJSDo8Gw=; b=zu+v2FSIBxXWhWF4fJ8b/9YYuT6w68iLvoQGe15bOUpj/PG8Htyoq8CmxG0WAJGL7x 3g/XokqMwmfuN7Yaf0KwOxxG8ldcgFPmdMB2n8qlcEkaBCvSWB3xwMThffRZRvgabWQB 0c4O1u99+vmiHOss8S/cJc3JgLqNpK6+pLhBZ47QmIZJP8cWEbK3zSM5ZVs8W7xJH+oQ 05P00dmRJzqIM7jwJ16RmDndK+E4Cb8PY/OqCHnAmc/aAc/OcY5E/sB7+8Lg0bKUEKnJ 7cmdyYYxn1sgNZu7+2lI5c2s2EqlO53YeA2iYCLZIS5Ro1+SzHUoaMa4V10VufmdmiWl UiEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735835654; x=1736440454; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4jQuo0hv2fipuMWchCJhbaPZljnbATox/IIGJSDo8Gw=; b=C8U5XmawqRU9NeGIPqNSQwgw6QfoXlYLFoCRJvKptassik39/yZzpSGLMHPuKm0lF8 0JgxhD8Oca+aizPj4IJucUqF42l4EDgFfBS3LfVg1eb6FRPIeapra+jo76rjxktAncJs Y3I5zLibozHqfR6o5LdLvJAiMpC8CV+1VvOJ4F/8GE/bSTfcFwFrEspQbruoJu9npTSQ 5aaRZOvKV69A/NISUmBbvYB5RWpgfldhRsKhBCgkRo8IqEjwYPuZjPkKAsicV1WC3Jec metQf2WaQKiluGIAPpPSM/E6q0/ts0DKClFXzJ6uKPp97sQIrwScsb5so6O48XV8a+58 jXKg== X-Forwarded-Encrypted: i=1; AJvYcCW1MlSBlmxsOE/ixiQYNtNFUox5W9uV1dzLdxVkN6k7452+IQULyEpVyGj6KBrfXJ5LIJ0b5kKQfWL5l+NA@vger.kernel.org X-Gm-Message-State: AOJu0YyKO2nqWopjxvu1WJdupZlo/AhWhNLgwtTiJJciTPry3AMV8wjl PsekzxfxcqHeo9rZIJKcanTi7VIFog0M22t4CWSRdH+6Rs2uJK+WAqeiQbHmC48= X-Gm-Gg: ASbGnctttj6pQfVCEIykXeCAWMarzNt9Qw+2odxh4QxVhnjRVga5Bmaq+YIchbExlFV H1agwxWm9sY54j3N1s6i0PKHxAjKJrD4ci4FoLFfq7cZ/HZLAceQ7jR93IJ3R5cjbbrKGagrIpQ JuTnIreukAHRsaCuDa0AcJUdTPmGd3pe748UL2jlMETbAmv8f4z99cLt8HoT4Lk1BB088aLzMzf PwFHi3xLfBUQiSSSKFevLJh5Ft7B7sC5iN/g+tCudadL2GFnmmBGc7YA83NWQI0bg== X-Google-Smtp-Source: AGHT+IFGXaGo93pdyDn4mqp8rOY1szIMFAh58hYibFmxhgmI41KP0IOCq/MZvuynZ1a9IB0ztK3dpQ== X-Received: by 2002:a05:600c:4ec9:b0:436:51bb:7a43 with SMTP id 5b1f17b1804b1-4366854852dmr391369655e9.5.1735835654422; Thu, 02 Jan 2025 08:34:14 -0800 (PST) Received: from [127.0.1.1] ([176.61.106.227]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43656b3b295sm499265665e9.33.2025.01.02.08.34.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jan 2025 08:34:14 -0800 (PST) From: Bryan O'Donoghue Date: Thu, 02 Jan 2025 16:32:09 +0000 Subject: [PATCH v3 4/6] arm64: dts: qcom: x1e80100: Add CAMCC block definition Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250102-b4-linux-next-24-11-18-dtsi-x1e80100-camss-v3-4-cb66d55d20cc@linaro.org> References: <20250102-b4-linux-next-24-11-18-dtsi-x1e80100-camss-v3-0-cb66d55d20cc@linaro.org> In-Reply-To: <20250102-b4-linux-next-24-11-18-dtsi-x1e80100-camss-v3-0-cb66d55d20cc@linaro.org> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , Mauro Carvalho Chehab , Bjorn Andersson , Michael Turquette , Stephen Boyd , Vladimir Zapolskiy , Jagadeesh Kona , Konrad Dybcio Cc: linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-clk@vger.kernel.org, Bryan O'Donoghue X-Mailer: b4 0.15-dev-1b0d6 Add the CAMCC block for x1e80100. The x1e80100 CAMCC block is an iteration of previous CAMCC blocks with the exception of having two required power-domains not just one. Signed-off-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi index c18b99765c25c901b3d0a3fbaddc320c0a8c1716..5c7b0c048d41a4ba3d74bbf77216ad09b652ed30 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5,6 +5,7 @@ #include #include +#include #include #include #include @@ -4647,6 +4648,21 @@ usb_1_ss1_dwc3_ss: endpoint { }; }; + camcc: clock-controller@ade0000 { + compatible = "qcom,x1e80100-camcc"; + reg = <0 0x0ade0000 0 0x20000>; + clocks = <&gcc GCC_CAMERA_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + power-domains = <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + mdss: display-subsystem@ae00000 { compatible = "qcom,x1e80100-mdss"; reg = <0 0x0ae00000 0 0x1000>;