From patchwork Thu Feb 20 08:49:40 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 866832 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 39EBC1EB5D7 for ; Thu, 20 Feb 2025 08:49:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740041390; cv=none; b=CeD0SMvcZq2GYXO6ChHQwjqsoXgGBaE9S47Ao2gpB4R0huzaqLSVcKUknaqzcLn59WfG9pyX90bcp+bnVk+eiY3sfgeBLXorsis9hyu4vCFKvRubOYDHwm7QrP/gYvTKhAsY2e8I1XmInDVSE7E2h7Id16SejPJ+ukykj9df5LU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740041390; c=relaxed/simple; bh=iNChfhRaxZaWc7+AMNO4hQDgaKmdd0RV5kN/272VBfU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aLX2y/8qy+19IPFtYuyLvNKJoe1Ubsdj95xWLBK2INCEvqU122sonhMjmpMdvbcfBqRrMNRQaEmk79IrdBC3mPcvFU+3JhDVi3u9TqOOJyPL6KRRo/wqVfx8+RAMCXlOV0UVwrqhTg6h2WhoNHNQy1lJsJmixpJaVbAi5vQXT0c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=sjdaiwWt; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="sjdaiwWt" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-43935d1321aso1014255e9.1 for ; Thu, 20 Feb 2025 00:49:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740041386; x=1740646186; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZbFvjOeNMnP+x2TmZRkvgSPoJV570mVDl8EHHnjD7pA=; b=sjdaiwWtAmFdARWz8wJfsYe5FOyiDQX01KNNHUTM1L1kVHz5Fxf2VtsG5OmOJcMtut NP1/50DYxxPLkmbO3SkS7UtppU+Yi90bgJ+kfxdrEVNAVtxyFOwZpSC0kj3eaAYrtnS5 NHc1S+f7yR0T3F5wOdoZtOIEn2dGi7teuhc0tafLsjD/OsnSrcgBY64dzepq9GQ9iyRv 0E5PsxmiE5HbBUJA3VNEjkfKsIC8MS9KAwbUBligJ4B5LQm4xhbFGoZZryfY3GgjItt+ GQKDJ6OBOc+ouJQqjK/+7NDka0fxQ3vC3U6lSSRR0y7lg0xd8wRvRzodGvDE2ql5ziu7 DI/A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740041386; x=1740646186; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZbFvjOeNMnP+x2TmZRkvgSPoJV570mVDl8EHHnjD7pA=; b=NZ7Fyaajji6+xNSevL+dVRs4s3D1uptijMRE3kVRTsD0clQKB1Lb2U+huH9Z9ksC/P U0HoZwCPUEqMlLaSqA98uw2sBpF7pZTZCae9j/ZYW1SNpzidjUfcoOMlOVhfcEtxsrkY kQbaaKf7g3qF4dRTy1wsb8YGU8J4ZKh5pWgI6XYkkq50NSw/Ny1yXOH8dQAHYiNmCYl2 lNYYOZO0HuYwvTAm+yIAJYqAvzAdVl6R6oTH9BkzT58OZTsJJyV7HCGjPfbvQ1YKCt8I mPpkpMcPkgI09Zlk+UdtUPWpfuOkuF/we05k+Tw6kdVBuwCnhu+ZHLbW0DXXV/TabeMz Q7hw== X-Gm-Message-State: AOJu0Yz57RMthrjbJVgf1nvdbHZbCQNLqCMlZ76xlz/cpSGw2cPowpn0 klsHEru8klMY+94L17Zb05qJp4DvYQA4xUh8IUcIgbzfNcnUsOFRWSXNw5RJKUg= X-Gm-Gg: ASbGncvHZfR+xcloj7JQsv5Jk+XNiGwCPCbgY2PszWzzS8PY84HNHaQ4oER7SwPo6Cs 2sWfzkt98TQIpcoqQqmlGN2fm51DIEPb3+U3B14D0ud2B+rwq/uRjHA3DAk1buFf8Sn3LD+b52G hieGQS4RfIhpfvK+lMySXvqqsZpjthyYMU3D2px2NxxktU+v7INEZMxLnfHjvyM2JP+Bx5QSErF uXextHrK1nmZnYvarKJryT7EFd4XlnsX0z7yATbR3H7bVfAT/Qmtej3GhMX0huaybof9oYCT5+o 08S6K1v2rNUbZDsCSwhzlhV3k1X/CFhQ03WHiW05lcwMKYzHDuhCYx2xNW7r/X9M X-Google-Smtp-Source: AGHT+IHVgDByDtcNf4ZxxlL+uWtgEI8tQkrwG9tddkLsr9UnJjtJS8aQ6uUZsxm44qR9z1dbdsbGxg== X-Received: by 2002:a05:600c:4ece:b0:439:a1ce:5669 with SMTP id 5b1f17b1804b1-439a1dd9be3mr9998945e9.5.1740041386360; Thu, 20 Feb 2025 00:49:46 -0800 (PST) Received: from [127.0.1.1] (46-253-189-43.dynamic.monzoon.net. [46.253.189.43]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4395a1b8397sm234417565e9.36.2025.02.20.00.49.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Feb 2025 00:49:44 -0800 (PST) From: Krzysztof Kozlowski Date: Thu, 20 Feb 2025 09:49:40 +0100 Subject: [PATCH v2 1/4] arm64: dts: qcom: sm8750: Add IPCC, SMP2P, AOSS and ADSP Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250220-sm8750-audio-v2-1-fbe243c4afc3@linaro.org> References: <20250220-sm8750-audio-v2-0-fbe243c4afc3@linaro.org> In-Reply-To: <20250220-sm8750-audio-v2-0-fbe243c4afc3@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Melody Olvera , Satya Durga Srinivasu Prabhala , Srinivas Kandagatla , Krzysztof Kozlowski X-Mailer: b4 0.14.2 Add nodes for IPCC mailbox, SMP2P for ADSP, AOSS and the ADSP remoteproc PAS loader (compatible with SM8550). Reviewed-by: Melody Olvera Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 140 +++++++++++++++++++++++++++++++++++ 1 file changed, 140 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qcom/sm8750.dtsi index 3bbd7d18598ee0a3a0d5130c03a3166e1fc14d82..683dd5529f02c8b446e704106294bd68d55d65dc 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -10,8 +10,10 @@ #include #include #include +#include #include #include +#include #include / { @@ -516,6 +518,32 @@ llcc_lpi_mem: llcc-lpi@ff800000 { }; }; + smp2p-adsp { + compatible = "qcom,smp2p"; + + interrupts-extended = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + + mboxes = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,smem = <443>, <429>; + qcom,local-pid = <0>; + qcom,remote-pid = <2>; + + smp2p_adsp_out: master-kernel { + qcom,entry-name = "master-kernel"; + #qcom,smem-state-cells = <1>; + }; + + smp2p_adsp_in: slave-kernel { + qcom,entry-name = "slave-kernel"; + interrupt-controller; + #interrupt-cells = <2>; + }; + }; + soc: soc@0 { compatible = "simple-bus"; @@ -542,6 +570,17 @@ gcc: clock-controller@100000 { #power-domain-cells = <1>; }; + ipcc: mailbox@406000 { + compatible = "qcom,sm8750-ipcc", "qcom,ipcc"; + reg = <0x0 0x00406000 0x0 0x1000>; + + interrupts = ; + interrupt-controller; + #interrupt-cells = <3>; + + #mbox-cells = <2>; + }; + gpi_dma2: dma-controller@800000 { compatible = "qcom,sm8750-gpi-dma", "qcom,sm6350-gpi-dma"; reg = <0x0 0x00800000 0x0 0x60000>; @@ -1945,6 +1984,94 @@ tcsr_mutex: hwlock@1f40000 { #hwlock-cells = <1>; }; + remoteproc_adsp: remoteproc@6800000 { + compatible = "qcom,sm8750-adsp-pas", "qcom,sm8550-adsp-pas"; + reg = <0x0 0x06800000 0x0 0x10000>; + + interrupts-extended = <&pdc 6 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>, + <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names = "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "xo"; + + interconnects = <&lpass_lpicx_noc MASTER_LPASS_PROC QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + + power-domains = <&rpmhpd RPMHPD_LCX>, + <&rpmhpd RPMHPD_LMX>; + power-domain-names = "lcx", + "lmx"; + + memory-region = <&adspslpi_mem>, <&q6_adsp_dtb_mem>; + + qcom,qmp = <&aoss_qmp>; + + qcom,smem-states = <&smp2p_adsp_out 0>; + qcom,smem-state-names = "stop"; + + status = "disabled"; + + remoteproc_adsp_glink: glink-edge { + interrupts-extended = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes = <&ipcc IPCC_CLIENT_LPASS + IPCC_MPROC_SIGNAL_GLINK_QMP>; + qcom,remote-pid = <2>; + label = "lpass"; + + gpr { + compatible = "qcom,gpr"; + qcom,glink-channels = "adsp_apps"; + qcom,domain = ; + qcom,intents = <512 20>; + #address-cells = <1>; + #size-cells = <0>; + + q6apm: service@1 { + compatible = "qcom,q6apm"; + reg = ; + #sound-dai-cells = <0>; + qcom,protection-domain = "avs/audio", + "msm/adsp/audio_pd"; + + q6apmbedai: bedais { + compatible = "qcom,q6apm-lpass-dais"; + #sound-dai-cells = <1>; + }; + + q6apmdai: dais { + compatible = "qcom,q6apm-dais"; + iommus = <&apps_smmu 0x1001 0x80>, + <&apps_smmu 0x1041 0x20>; + }; + }; + + q6prm: service@2 { + compatible = "qcom,q6prm"; + reg = ; + qcom,protection-domain = "avs/audio", + "msm/adsp/audio_pd"; + + q6prmcc: clock-controller { + compatible = "qcom,q6prm-lpass-clocks"; + #clock-cells = <2>; + }; + }; + }; + }; + }; + lpass_ag_noc: interconnect@7e40000 { compatible = "qcom,sm8750-lpass-ag-noc"; reg = <0x0 0x07e40000 0x0 0xe080>; @@ -1978,6 +2105,19 @@ pdc: interrupt-controller@b220000 { interrupt-controller; }; + aoss_qmp: power-management@c300000 { + compatible = "qcom,sm8750-aoss-qmp", "qcom,aoss-qmp"; + reg = <0x0 0x0c300000 0x0 0x400>; + + interrupt-parent = <&ipcc>; + interrupts-extended = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + + mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>; + + #clock-cells = <0>; + }; + spmi_bus: spmi@c400000 { compatible = "qcom,spmi-pmic-arb"; reg = <0x0 0x0c400000 0x0 0x3000>,