From patchwork Thu May 29 03:56:33 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ziyue Zhang X-Patchwork-Id: 893385 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B0E7F24C09E; Thu, 29 May 2025 03:56:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748491014; cv=none; b=VxdbcXqmOXh80xisD5r7AXujUl3WZhHP58WhKH0MyGmJXC1fYNLXnHdm1QfEL9HfVJviUb5aoKCzgO6poN+4yo0f4o8wIGLnXO15Zcw33QP/qcXqy6yzmocdlUTKsmy5A+vUc3D31jr726YkuefMnirpJxLrLpAgMDx0YFlm52Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748491014; c=relaxed/simple; bh=lCvACcDJxYOsNWRN5YuIRfyR85lL6bZPCwtagVWcLrU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=p68e4akQT3nyvmXxG2NpKJSq0GtirLZtGR4E+DwM4Xii2dEMBru2pSIwoNso2of29i3MIo/4Y0/DINMCKokEpvEZBlklLPMUvYGr8jR6LCzDkjVMx4RvPblC9ljsz/qgqsTQLFKwCN9kZCwUVEILsrGoohm4PhBWTa3MXNtOPsM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fow5lfWX; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fow5lfWX" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54T01a3g018736; Thu, 29 May 2025 03:56:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=N5tw7sn2zfq znpGiBgzrxlHQqhOECaaDN495UdDwZIE=; b=fow5lfWXTD5MQfqIbiNPaOj8zXr pJfdm2AsR17pmnMt1UqZq/lmg2BqBl9+TQaVaSchK2Of9PGQVxxdFzwH5dNV6VUN dkolR4XTsR22fnCBSlobAIRv2ABexHIBamswnalpHmTCy7Ld7rsUF4POSy+/BwIy 06I1HW9qJbhE8A1JITEeivfLGHgKYuyPWSLyn7EffFcfp3GIuyrzGW2EOt3Fnbbo cH/t9ByPWePlaz15o0ZXUDyGAmvyV6KUCL92C93WBDnfcXpD7s6gxEYzfys8tluA D/j2nTLoC6KcwXVZBcN2E6ILuxWFt9zwSP1mUa33Q3uihW3Lq1hDa7GXJqg== Received: from aptaippmta01.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46u3fqcj44-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 29 May 2025 03:56:43 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 54T3udcm032161; Thu, 29 May 2025 03:56:39 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 46u76mdp0t-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 29 May 2025 03:56:39 +0000 Received: from APTAIPPMTA01.qualcomm.com (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 54T3udlq032137; Thu, 29 May 2025 03:56:39 GMT Received: from cse-cd02-lnx.ap.qualcomm.com (cse-cd02-lnx.qualcomm.com [10.64.75.246]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 54T3uc9F032133 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 29 May 2025 03:56:39 +0000 Received: by cse-cd02-lnx.ap.qualcomm.com (Postfix, from userid 4438065) id 88CE5315F; Thu, 29 May 2025 11:56:37 +0800 (CST) From: Ziyue Zhang To: lpieralisi@kernel.org, kwilczynski@kernel.org, manivannan.sadhasivam@linaro.org, robh@kernel.org, bhelgaas@google.com, krzk+dt@kernel.org, neil.armstrong@linaro.org, abel.vesa@linaro.org, kw@linux.com, conor+dt@kernel.org, vkoul@kernel.org, kishon@kernel.org, andersson@kernel.org, konradybcio@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, quic_qianyu@quicinc.com, quic_krichai@quicinc.com, quic_vbadigan@quicinc.com, Ziyue Zhang , Konrad Dybcio Subject: [PATCH v6 4/6] arm64: dts: qcom: qcs8300-ride: enable pcie0 interface Date: Thu, 29 May 2025 11:56:33 +0800 Message-Id: <20250529035635.4162149-5-quic_ziyuzhan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250529035635.4162149-1-quic_ziyuzhan@quicinc.com> References: <20250529035635.4162149-1-quic_ziyuzhan@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: SJeuyzwfXVnVvPXrGIDrWYIAZcEDwbny X-Proofpoint-ORIG-GUID: SJeuyzwfXVnVvPXrGIDrWYIAZcEDwbny X-Authority-Analysis: v=2.4 cv=X8FSKHTe c=1 sm=1 tr=0 ts=6837dafb cx=c_pps a=nuhDOHQX5FNHPW3J6Bj6AA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=dt9VzEwgFbYA:10 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=lUr2X1bZ93GF_LPcvpIA:9 a=cvBusfyB2V15izCimMoJ:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTI5MDAzNSBTYWx0ZWRfX3Jrse5hLnZvx 08upEci4etlNWcrDFrOoI368XaH6o6sZ1DRnvYtDlkqQaywhabMU7xUMdBglBk8738w3xn/sYue 87AQLqitdn6QeP3Bq9xzV5Gamc/37bSu2Ay5X6o/Jy3lkFLDX/zlS4RATVxUV07+QeQYXPgsdJb 0UHheGNS7cEGpo88TuflFcCQqOPWOZt4TWBvnwrgfe05q+sRi03nARjJEDuJOJC4OV+hqk78I4n IFdgn1hyqHxN6ZxiVNAZiO/UwYrACYUj1XFlb/EL4xzqZOE+iJjE/psbmeaAL/N0ghkv4Dw+cEL KGFGxaAoWTBJGtKh1R7IzNl9B5RIphpcRnvChpZexIR6LIZLy8L9feOQ4y40Qwlxr+1KxRPJNRN NT8Ghltzl1/kFUnqbENgR/S8ETcBfFfExerRuYIXn9sdyJ8oLOuoMlPkcng2sifHpYwz8xlX X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-29_01,2025-05-27_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 suspectscore=0 phishscore=0 bulkscore=0 mlxlogscore=965 mlxscore=0 clxscore=1015 priorityscore=1501 spamscore=0 adultscore=0 malwarescore=0 lowpriorityscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505290035 Add configurations in devicetree for PCIe0, board related gpios, PMIC regulators, etc for qcs8300-ride board. Reviewed-by: Manivannan Sadhasivam Reviewed-by: Konrad Dybcio Signed-off-by: Ziyue Zhang --- arch/arm64/boot/dts/qcom/qcs8300-ride.dts | 40 +++++++++++++++++++++++ 1 file changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300-ride.dts b/arch/arm64/boot/dts/qcom/qcs8300-ride.dts index 3ff8f398cad3..6384d1873415 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300-ride.dts +++ b/arch/arm64/boot/dts/qcom/qcs8300-ride.dts @@ -304,6 +304,23 @@ usb2_en: usb2-en-state { }; }; +&pcie0 { + perst-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios = <&tlmm 0 GPIO_ACTIVE_HIGH>; + + pinctrl-0 = <&pcie0_default_state>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&pcie0_phy { + vdda-phy-supply = <&vreg_l6a>; + vdda-pll-supply = <&vreg_l5a>; + + status = "okay"; +}; + &qupv3_id_0 { status = "okay"; }; @@ -329,6 +346,29 @@ &serdes0 { }; &tlmm { + pcie0_default_state: pcie0-default-state { + wake-pins { + pins = "gpio0"; + function = "gpio"; + drive-strength = <2>; + bias-pull-up; + }; + + clkreq-pins { + pins = "gpio1"; + function = "pcie0_clkreq"; + drive-strength = <2>; + bias-pull-up; + }; + + perst-pins { + pins = "gpio2"; + function = "gpio"; + drive-strength = <2>; + bias-pull-down; + }; + }; + ethernet0_default: ethernet0-default-state { ethernet0_mdc: ethernet0-mdc-pins { pins = "gpio5";