From patchwork Mon Jun 16 22:42:58 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mayank Rana X-Patchwork-Id: 896939 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D6B2B223DD5 for ; Mon, 16 Jun 2025 22:43:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750113792; cv=none; b=nVetgsIYLd1skLfdWVSHNyxoi5vixx1q4ZLnic4ZCShT4Nb0CYGtDq01fwbQ6+n9VIstCBX6xa562V7MZRMvpTe5CxKuP5lS9Rjl6UcMxIx+daeX7EwQKGniiHLJUyb76MrwTnMznBmA2iZsQe5x5bRDLf9wUnm4qvD7UjlfaG8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750113792; c=relaxed/simple; bh=wWoLmUns0WUn3BH8GN/atyRP8FM7lroOJobu/EUf+ng=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=oU44DVs8N8iTyFRsGY6yQ8reHoii8A2WXM5tJOLMznczdxrKzT5iJiTBQ/uZ9ASrNCAJtur8BONCJr0nyiyypaOuWkkLLRvF695HcmkK3rXDBSaV+PK+5npkMLz6qundXZDc/QCC1JAwEjZwKkvYdzqHd0LSXk5eDjduVF4M9vI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=B0H+bQT3; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="B0H+bQT3" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 55GHefPW002459 for ; Mon, 16 Jun 2025 22:43:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=1VuHuRqVDPP 0zmwA1+wn2L4Tb0+7uVgChTHL2hpJ0DI=; b=B0H+bQT3VZK1hrJnTi5paqr8+59 YiJSa67yY2uX08xDxTShRmsBtpSCX6750DPwdMlKzJrC1xUEjaaDfuFblQdcLQfF /ePpxwDNBJVvbdxoAFWDpZRlQ0sAuG4f9A/wQQyS6RfjuDPU1N8qJBD++Q4OBxM0 3LgKxwRlOVU+rv9tdwu8W1gzGWgwn92T+OdK+VZKSskBDdsL+ItTqSuveEZVGxLz wYXEjIDIsOO9/Z1w1D3L0KtJ9YsWiblqb2rpjZHSWie573BWz0l65OPbzYgi1Zhp 2k6nICqzJYomXNpsO4WfukgUasCqGstmUyUdh5fMm62BPyRkGKlrKj4hfJw== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 47ag232868-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 16 Jun 2025 22:43:09 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-748cf01de06so349595b3a.3 for ; Mon, 16 Jun 2025 15:43:09 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750113788; x=1750718588; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1VuHuRqVDPP0zmwA1+wn2L4Tb0+7uVgChTHL2hpJ0DI=; b=LNcqziJESS9QUbWP1FlD7yqTJNipMINzNhvTVEfPyhFHLmr4XiOckuciaZcUIDZxbQ sAGDmg6D7qYWNYXDCaZJQodP5TjZO9pfbhfOgdwkQbk2+dTZ8KfvCGut8SuSpjkoxLpr GCNOfCI+xrx/uCwbM2tRyxKQ0jvY+IQWuEHn5aSvcmiYM7gGrOW8K2WVM0JRxKHaT+Zd HSQwxQ4a4Yre/xLlyXW7Y5Bd2LI10BXq1d1/oZ97SW5mxsH6mfjWSfXSD7+dqmps6TOe AL1C/96LYNc3XN1t7+0lJvwq//R0e7X0HIwVQ0EPtOpt7ruETtwnrxNgDQ1a5u8AHdFY bs2w== X-Gm-Message-State: AOJu0YyDPNeXomWrNhQ57zR/ynamKWPLkq3LXF82Wa0zs3X0Gq/qhO4J i0/yyfe+qZ6nPwy0wFWdvd93wYlYg5FYSuLIGy0TboFs/yVmJKi/xrxQm4xVC+BQ7bOFsdDlsu+ D5p93IDRBqCJ/xLC4eOo3xQQw1NSCvkS0xtQUl7qoMFlzXsKgIcdop1EQoqucyVaCHwCUUiWzJ5 +c X-Gm-Gg: ASbGnct5BwXX2kfxkbQg8Ha9TkloS4XWey/5gqlFFXYvvRRswy3c1sF6xskOHnaHE+I 37D9xKrtBbj8xE/P+Hq75gSEULCoaEeMuHQq2AnEKZKYiMnN13USQ/qcoqwQvwJEeFE+sKf08SB qOzJFW3jP8nXKSLi/GUY2UWUzFIhWhTVHuRmN2y62udNhbj4c85nL5fCrjKe2dez54ihwAGVyQX 1VtJ+Ml+IjsB6G569nj4t3IK2uHO/+PKlJOsqRPxCZCoXMpaWQwEAh0aP6ine6ZnEfxr/3CzzlW vbJwdhirDpc0vBKf9GnNYB9gLqIs/w+Q47MVO8jG14ZSaCFVBjZ7XcBa4noD8u5vxEmdKZBA X-Received: by 2002:a05:6a00:1acd:b0:746:199d:525f with SMTP id d2e1a72fcca58-7489cfdadf9mr14353947b3a.7.1750113788080; Mon, 16 Jun 2025 15:43:08 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFWR32r953UO/4KqeK78HPSW5uSZMJedTKYClz5WLafReYJurpOR1QAZSiVqFf0ULnHWVH2Ew== X-Received: by 2002:a05:6a00:1acd:b0:746:199d:525f with SMTP id d2e1a72fcca58-7489cfdadf9mr14353920b3a.7.1750113787642; Mon, 16 Jun 2025 15:43:07 -0700 (PDT) Received: from hu-mrana-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-74890083029sm7405077b3a.81.2025.06.16.15.43.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Jun 2025 15:43:07 -0700 (PDT) From: Mayank Rana To: linux-pci@vger.kernel.org, will@kernel.org, lpieralisi@kernel.org, kw@linux.com, robh@kernel.org, bhelgaas@google.com, andersson@kernel.org, mani@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, devicetree@vger.kernel.org Cc: linux-arm-msm@vger.kernel.org, quic_ramkri@quicinc.com, quic_shazhuss@quicinc.com, quic_msarkar@quicinc.com, quic_nitegupt@quicinc.com, Mayank Rana Subject: [PATCH v5 3/4] dt-bindings: PCI: qcom,pcie-sa8255p: Document ECAM compliant PCIe root complex Date: Mon, 16 Jun 2025 15:42:58 -0700 Message-Id: <20250616224259.3549811-4-mayank.rana@oss.qualcomm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250616224259.3549811-1-mayank.rana@oss.qualcomm.com> References: <20250616224259.3549811-1-mayank.rana@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Proofpoint-ORIG-GUID: oFxMezYT_sKnX6nNtrDU4CM7QJ4E5Mbr X-Authority-Analysis: v=2.4 cv=edY9f6EH c=1 sm=1 tr=0 ts=68509dfd cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=6IFa9wvqVegA:10 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=KKAkSRfTAAAA:8 a=MHjvnb3Eh_dVhpJH9IQA:9 a=2VI0MkxyNR6bbpdq8BZq:22 a=sptkURWiP4Gy88Gu7hUp:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNjE2MDE2MiBTYWx0ZWRfXzEdWk2wdIsi8 XMsFCNpy4JLKrkfGnZV2gNnbDQAR8NmRbst2q1UCl6506y6ktNZMV4zh0ZWnn5sru/WbtUoSTim Oo7LHxstOciJSnb9v84+eY6EeGzbcscd/8hJToe3nCVDHFjYB8jlDiQmICdAJf3Quj2em1XOCH/ q6oIsGyLkJrl5c1OLqtjk/q1JbKzdW3gfhSYijWJz+LPAhOjNub336DsT0FlSSkIWo3eXlfPUIN LxR7saveuwbO06vI1IC6urqzTcpkDk7Q6aghnutQIgXyxd1GHbSOkj2Gpo5waz5EXWJ8nywkV1j jTfLUYoHJMIgddveEUTXNLwHgU4JWyMUYIJz1R34UJeSn6AIuESGSODICU1XtqJL7LKYubfkoAW OK4XfUbWgO/O6RVJuYeowZ0K5JqPqQgo6+0iO3iCuPVjlfn6vYI95ekX6xcVvSyKa2LOTaqU X-Proofpoint-GUID: oFxMezYT_sKnX6nNtrDU4CM7QJ4E5Mbr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-06-16_11,2025-06-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 priorityscore=1501 suspectscore=0 spamscore=0 bulkscore=0 impostorscore=0 mlxscore=0 clxscore=1015 mlxlogscore=999 malwarescore=0 phishscore=0 adultscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2506160162 Document the required configuration to enable the PCIe root complex on SA8255p, which is managed by firmware using power-domain based handling and configured as ECAM compliant. Signed-off-by: Mayank Rana Reviewed-by: Rob Herring (Arm) --- .../bindings/pci/qcom,pcie-sa8255p.yaml | 122 ++++++++++++++++++ 1 file changed, 122 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/qcom,pcie-sa8255p.yaml diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-sa8255p.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-sa8255p.yaml new file mode 100644 index 000000000000..88c8f012708c --- /dev/null +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-sa8255p.yaml @@ -0,0 +1,122 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/qcom,pcie-sa8255p.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SA8255p based firmware managed and ECAM compliant PCIe Root Complex + +maintainers: + - Bjorn Andersson + - Manivannan Sadhasivam + +description: + Qualcomm SA8255p SoC PCIe root complex controller is based on the Synopsys + DesignWare PCIe IP which is managed by firmware, and configured in ECAM mode. + +properties: + compatible: + const: qcom,pcie-sa8255p + + reg: + description: + The Configuration Space base address and size, as accessed from the parent + bus. The base address corresponds to the first bus in the "bus-range" + property. If no "bus-range" is specified, this will be bus 0 (the + default). + maxItems: 1 + + ranges: + description: + As described in IEEE Std 1275-1994, but must provide at least a + definition of non-prefetchable memory. One or both of prefetchable Memory + may also be provided. + minItems: 1 + maxItems: 2 + + interrupts: + minItems: 8 + maxItems: 8 + + interrupt-names: + items: + - const: msi0 + - const: msi1 + - const: msi2 + - const: msi3 + - const: msi4 + - const: msi5 + - const: msi6 + - const: msi7 + + power-domains: + maxItems: 1 + + dma-coherent: true + iommu-map: true + +required: + - compatible + - reg + - ranges + - power-domains + - interrupts + - interrupt-names + +allOf: + - $ref: /schemas/pci/pci-host-bridge.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + pci@1c00000 { + compatible = "qcom,pcie-sa8255p"; + reg = <0x4 0x00000000 0 0x10000000>; + device_type = "pci"; + #address-cells = <3>; + #size-cells = <2>; + ranges = <0x02000000 0x0 0x40100000 0x0 0x40100000 0x0 0x1ff00000>, + <0x43000000 0x4 0x10100000 0x4 0x10100000 0x0 0x40000000>; + bus-range = <0x00 0xff>; + dma-coherent; + linux,pci-domain = <0>; + power-domains = <&scmi5_pd 0>; + iommu-map = <0x0 &pcie_smmu 0x0000 0x1>, + <0x100 &pcie_smmu 0x0001 0x1>; + interrupt-parent = <&intc>; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "msi0", "msi1", "msi2", "msi3", + "msi4", "msi5", "msi6", "msi7"; + + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &intc GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>; + + pcie@0 { + device_type = "pci"; + reg = <0x0 0x0 0x0 0x0 0x0>; + bus-range = <0x01 0xff>; + + #address-cells = <3>; + #size-cells = <2>; + ranges; + }; + }; + };