From patchwork Mon Oct 21 10:35:27 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 177049 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp3224303ill; Mon, 21 Oct 2019 03:36:18 -0700 (PDT) X-Google-Smtp-Source: APXvYqxcTOycXqgzykwv7EjfSQ5nJRUUD0ffonTfv8hrHwnyB2AgqNRgUFKJLtVZ3ecU03PkJE7V X-Received: by 2002:a50:97af:: with SMTP id e44mr11224058edb.3.1571654177861; Mon, 21 Oct 2019 03:36:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571654177; cv=none; d=google.com; s=arc-20160816; b=YBRaLa/XT+ssGLfEOoEM53ee+Ho3ttx+ZsQ+P+luZbVbDq3VzvoCJNDbO1jzT3vmrz xU6oA6Fe25zNncJYRGiOVuYgH+yPudjdgrWZKiKUO9Q6AEFnZKaPIdcyPZaJHlhs8bzL he7PWjl/Vg3pKG70I83Gtok07yloF7CzWw0GtiemZpqMiJGAjSzwhS/qvFNIDwD4zON8 gOfVyjXXyBAx/8VXXv1mR2qhgltGrVXLAxxz8XjYFxMp1oqPMCvOHAiGd9apKtvycxTe fe2QRgElb9jWtAXmsViipwbt8LzcFuf4PPkg9+lP2oIaRVKEBJayvxNz70q6xYwuDQ88 XD3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=OduEoDNss3AClsOVOILgd3QefK3f48yVM80qRgfoc6I=; b=tTaqeW+exc1sUs/SyTBUhVjja+89zmr9H6saM3y672PSBT/CDPcW1/bIkMha81klkX iX/4Y7aqbqwMDGgDbi2LQ5AyKC4Ua6Cmdwy5Q9U4YhgtfrITuo/0BX+kU/5IucXEYSSj N3zJipzc840u6P1Yt3UNrsZ614d4Lz6R1yNLtnlTH7HA5IY2rCNHgBj9tlVi12d+rfw3 gIuVRH/ISg9qsBVJDhPi62ThtdJPqwVy5HIOztfxkSztCBmj41g4BTm9cvs99AxVo9rN cZX96afPwYvbllKl9pVTUjYJmOhynt3JlXLCaS09SHHs7b0Pdqj+RY99PrBvM77huI7j UxUA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LCE4IgXY; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id hh20si2079339ejb.95.2019.10.21.03.36.17; Mon, 21 Oct 2019 03:36:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LCE4IgXY; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728320AbfJUKgO (ORCPT + 15 others); Mon, 21 Oct 2019 06:36:14 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:42060 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728298AbfJUKgL (ORCPT ); Mon, 21 Oct 2019 06:36:11 -0400 Received: by mail-pg1-f195.google.com with SMTP id f14so7538809pgi.9 for ; Mon, 21 Oct 2019 03:36:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=OduEoDNss3AClsOVOILgd3QefK3f48yVM80qRgfoc6I=; b=LCE4IgXYNcL1m1VOeylfBui8KVijCrII8487VyiwvEfW40NyjW8qu2EgExyW4J/7mz vPgsQtbeUXljiHns5B6jnN3PheCdbJ3Nmt6M9Em72WHKtTnTVrbgAo4+2hVYuUsDG7nG NoAoiInr1+s5gZ5EF3xS26bBKYf5GipeO/AuZh9AR5inz6s2ALimAZBY50qJOQ0Owo3V QxKDAWmGpQ5/IHyJ+y5RubsOPzU1y2nU4FxXyE1wr1lwVCv1ClhtZML7bP/Cqmop8y0+ 1BwejyOfLrmCgGzaAxuu1G/VdI4Vmrv5NJ+8wOzZ4zWRunIXpnLnouvpDMsF/mYExgXX H1Ag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=OduEoDNss3AClsOVOILgd3QefK3f48yVM80qRgfoc6I=; b=ht9BIO2M7zJ6K1myrm0tjAsS+k5hO/GPFeKIOtqWVHFSd+6S+gs9bdiolkT4LemUWg bFwurBajd9h7xI/GBmdJjkEK3H12VhYbyv764ItVlxdlOmtPj+V7/pkQYF6ZHZfyi3lE dBesU+xGtpKHuWyvrVCKYeTXbp0rfF64ZYV/qJosSfJpwNR3KoCQR2cJGYtIRomdAwNl /pvGi4SucDVoeotrM6IkC5mp4eUtT3mFKbYjvgZ0IaIuvnxrSSp3C+cHX89GZFBlOy3y ATTfbZNnJUE/LUp7NpuwhT5ICrl7+Q7PQl2CeAEn8zlGSnw8XAYCIbc9HKysBfgb9Q8t MHfw== X-Gm-Message-State: APjAAAWzG7N3c8tgwmLEpTI3MDjVmYOcQWLVBAKt0a7dZ8t6j4z1XJKL 3sltHoFVBzG/aJV9wfq8ujP9Rw== X-Received: by 2002:a17:90a:eace:: with SMTP id ev14mr28630132pjb.57.1571654170884; Mon, 21 Oct 2019 03:36:10 -0700 (PDT) Received: from localhost ([49.248.62.222]) by smtp.gmail.com with ESMTPSA id x10sm13478847pgl.53.2019.10.21.03.36.09 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 21 Oct 2019 03:36:10 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, agross@kernel.org, masneyb@onstation.org, swboyd@chromium.org, julia.lawall@lip6.fr, Amit Kucheria , Daniel Lezcano , Mark Rutland , Rob Herring , Zhang Rui Cc: devicetree@vger.kernel.org Subject: [PATCH v6 08/15] arm64: dts: sdm845: thermal: Add interrupt support Date: Mon, 21 Oct 2019 16:05:27 +0530 Message-Id: <5a96df48e546576f90081bbde218e7cff88ae8ce.1571652874.git.amit.kucheria@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Register upper-lower interrupts for each of the two tsens controllers. Signed-off-by: Amit Kucheria Reviewed-by: Stephen Boyd --- arch/arm64/boot/dts/qcom/sdm845.dtsi | 4 ++++ 1 file changed, 4 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index f406a4340b05e..0990d5761860a 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -2950,6 +2950,8 @@ reg = <0 0x0c263000 0 0x1ff>, /* TM */ <0 0x0c222000 0 0x1ff>; /* SROT */ #qcom,sensors = <13>; + interrupts = ; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; }; @@ -2958,6 +2960,8 @@ reg = <0 0x0c265000 0 0x1ff>, /* TM */ <0 0x0c223000 0 0x1ff>; /* SROT */ #qcom,sensors = <8>; + interrupts = ; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; };