mbox series

[v2,0/6] STM32 USBPHYC PLL management rework

Message ID 20210105090525.23164-1-amelie.delaunay@foss.st.com
Headers show
Series STM32 USBPHYC PLL management rework | expand

Message

Amelie DELAUNAY Jan. 5, 2021, 9:05 a.m. UTC 
STM32 USBPHYC controls the USB PLL. PLL requires to be powered with 1v1 and 1v8
supplies. To ensure a good behavior of the PLL, during boot, runtime and
suspend/resume sequences, this series reworks its management to fix regulators
issues and improve PLL status reliability.

---
Changes in v2:
- Move author mail address from @st.com to @foss.st.com
- Add Rob's Reviewed-by on bindings patch 1/6

Amelie Delaunay (6):
  dt-bindings: phy: phy-stm32-usbphyc: move PLL supplies to parent node
  phy: stm32: manage 1v1 and 1v8 supplies at pll activation/deactivation
  phy: stm32: replace regulator_bulk* by multiple regulator_*
  phy: stm32: ensure pll is disabled before phys creation
  phy: stm32: ensure phy are no more active when removing the driver
  phy: stm32: rework PLL Lock detection

 .../bindings/phy/phy-stm32-usbphyc.yaml       |  22 +-
 drivers/phy/st/phy-stm32-usbphyc.c            | 222 +++++++++++-------
 2 files changed, 153 insertions(+), 91 deletions(-)

Comments

Vinod Koul Jan. 13, 2021, 3:10 p.m. UTC | #1 
On 05-01-21, 10:05, Amelie Delaunay wrote:
> STM32 USBPHYC controls the USB PLL. PLL requires to be powered with 1v1 and 1v8

> supplies. To ensure a good behavior of the PLL, during boot, runtime and

> suspend/resume sequences, this series reworks its management to fix regulators

> issues and improve PLL status reliability.


Applied, thanks

-- 
~Vinod