From patchwork Tue Jun 8 22:29:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thara Gopinath X-Patchwork-Id: 455846 Delivered-To: patch@linaro.org Received: by 2002:a02:735a:0:0:0:0:0 with SMTP id a26csp4340462jae; Tue, 8 Jun 2021 15:30:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwNzxGJ86hB9BAuigRYiDj/HFngJtvdbm3bpWehPb20DvREDbJarwTgL5yel5uwu5VAKs6u X-Received: by 2002:a17:906:fcbb:: with SMTP id qw27mr914423ejb.478.1623191452332; Tue, 08 Jun 2021 15:30:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623191452; cv=none; d=google.com; s=arc-20160816; b=SiGlAerH57KC3q5ZRwnZVspQu7bKEIBdLUwNwo7bcXE1RKTxtdydDCiUiz52uVNWSl GzWeV3xIlpJeR2CVC+2I6kMNunJxaHVwHrrBKSVJljuHxkGDu2zUXfmMRa9glCwn6Emk 7Pa4Y5+yfmXgFZncOl5ZsmCeW9R8LcP2kjcl9wN9WGQjQ+W+aMHhBaU4Ci5i+zoqOk5s 7+GsQZ5g2bwc5GktEgvNzSN4i2bkAwolm7ljFqWkqcL1i6YlHYHAl/oiVbKHh5MzKNGm 37vpCneV7fLb9Ogi5gkGSuHhjKR473P0uy6a2RMz5QKx7KVxUvJU7jhCQxfsjBcTPd7O XGEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=tzGX9fCwBa/GCHza5uoWn4deXxt6OaL//ssg+qUDOEo=; b=VFb5oFPnIOTT09L0JukWWKaaCFYuCNVhQ4XLv8KtHlg9GiaQ/QNX8/f5MFnCNxd3Tg iL/RMGHhkHGy122zpOXPmWGSdKfUALNL4xq+bYGyoHEVNdQZHl7zFIJuWKqrw0r6aTHZ 2ZPcr9JloClwvXknHumD+zumPtQwocjqx8mqUMlNtspGP0QYupleDopdsL3fHyod6I1U u1xRX+Bsbzr1kAl9BeCbqUDl0I7yt0I/jPQFr1ne/7GgBBr6/x7TwTDfJQky/CoekIiI ZGnbbWjgzvjMxwAy6xpknbEtkseK5Z3JxG/zs8LqWx4KF3pvyl1J5C6fVOkAOnjnJ7QD s28A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=D7PNmOWj; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n21si778857edy.22.2021.06.08.15.30.52; Tue, 08 Jun 2021 15:30:52 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=D7PNmOWj; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234467AbhFHWcV (ORCPT + 7 others); Tue, 8 Jun 2021 18:32:21 -0400 Received: from mail-qt1-f177.google.com ([209.85.160.177]:42884 "EHLO mail-qt1-f177.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230507AbhFHWcV (ORCPT ); Tue, 8 Jun 2021 18:32:21 -0400 Received: by mail-qt1-f177.google.com with SMTP id v6so7630118qta.9 for ; Tue, 08 Jun 2021 15:30:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=tzGX9fCwBa/GCHza5uoWn4deXxt6OaL//ssg+qUDOEo=; b=D7PNmOWjCmF8+3mFiGGTqNTIUWlfHeFkDtHsNekzwL+AYtd5b2C2igUsryUEAOK1uz /JkNiwMvs0RT/HznC/08bGC4/0QWrjnzDZtaT1wceonkgDm25xnmPduKvzo9PMrqa1sA tVt2H1hyEYltb+45GCQlcp7hWTOz3iunBd7RTBRUemLpLzsA4HmiNalUeBXkPtzZ4DsP NQ43JWRhW1CPoLF79KpXhoYgKqevlKoBLYB1noUAyH16aeVs2QlLeL08Hcu/HIM8+q+W ACtgWEfXJb97oOkVdO2SxfQTX8U1qBZ1/2XF6rzvUaohMLSXrD91LcALk8HgNnNPS4eD Oz5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=tzGX9fCwBa/GCHza5uoWn4deXxt6OaL//ssg+qUDOEo=; b=pnc0Wc0e68Dy2qcUKtOi6r5+BqcsK5yrV3Xmi8RQkZmCvYQVnIVcwHbJrmkQ9BBCiE QuPuxGyPbSVkHGdD0tpi9AO655uRCMYOEKVM4olQVUr/xCOvJuZPmVK+k72c078+Sbya 5utoh8buc4epTXA4Y8hjpGg4ohRimu/+BOMjCByM2Roihi2gaE7XmSUuSP2qKit7Tc+U eZuaNHvq03H+hTih7L8SBB+kotKspogerCe3+Uvd0IbL8iPAoFgG6aXHBoPSuJeX889k S5tzeIngReX06VyKqoZ8DS0UBvWVatbm1/twdGLy3S5AeGIfCfnv9CgtBwhr/pQ4DZz5 ZIhw== X-Gm-Message-State: AOAM530re77M28wz+LIclijw8AVQ0DUAoQLpPnrCD7ack8umUQQpuFuk s2p01aIPt5I37BNprOuHzM688g== X-Received: by 2002:ac8:1286:: with SMTP id y6mr4073535qti.58.1623191367897; Tue, 08 Jun 2021 15:29:27 -0700 (PDT) Received: from pop-os.fios-router.home (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.googlemail.com with ESMTPSA id h19sm10450736qtq.5.2021.06.08.15.29.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Jun 2021 15:29:27 -0700 (PDT) From: Thara Gopinath To: agross@kernel.org, bjorn.andersson@linaro.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, viresh.kumar@linaro.org, rjw@rjwysocki.net, robh+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 0/5] Introduce LMh driver for Qualcomm SoCs Date: Tue, 8 Jun 2021 18:29:21 -0400 Message-Id: <20210608222926.2707768-1-thara.gopinath@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Limits Management Hardware(LMh) is a hardware infrastructure on some Qualcomm SoCs that can enforce temperature and current limits as programmed by software for certain IPs like CPU. On many newer SoCs LMh is configured by firmware/TZ and no programming is needed from the kernel side. But on certain SoCs like sdm845 the firmware does not do a complete programming of the h/w block. On such SoCs kernel software has to explicitly set up the temperature limits and turn on various monitoring and enforcing algorithms on the hardware. Introduce support for enabling and programming various limit settings and monitoring capabilities of Limits Management Hardware(LMh) associated with cpu clusters. Also introduce support in cpufreq hardware driver to monitor the interrupt associated with cpu frequency throttling so that this information can be conveyed to the schdeuler via thermal pressure interface. With this patch series following cpu performance improvement(30-70%) is observed on sdm845. The reasoning here is that without LMh being programmed properly from the kernel, the default settings were enabling thermal mitigation for CPUs at too low a temperature (around 70-75 degree C). This in turn meant that many a time CPUs were never actually allowed to hit the maximum possible/required frequencies. UnixBench whets and dhry (./Run whets dhry) System Benchmarks Index Score Without LMh Support With LMh Support 1 copy test 1353.7 1773.2 8 copy tests 4473.6 7402.3 Sysbench cpu sysbench cpu --threads=8 --time=60 --cpu-max-prime=100000 run Without LMh Support With LMh Support Events per second 355 614 Avg Latency(ms) 21.84 13.02 Thara Gopinath (5): firmware: qcom_scm: Introduce SCM calls to access LMh thermal: qcom: Add support for LMh driver cpufreq: qcom-cpufreq-hw: Add dcvs interrupt support arm64: boot: dts: sdm45: Add support for LMh node arm64: boot: dts: qcom: sdm845: Remove passive trip points for thermal zones 0-7 arch/arm64/boot/dts/qcom/sdm845.dtsi | 246 +++------------------------ drivers/cpufreq/qcom-cpufreq-hw.c | 100 +++++++++++ drivers/firmware/qcom_scm.c | 47 +++++ drivers/firmware/qcom_scm.h | 4 + drivers/thermal/qcom/Kconfig | 10 ++ drivers/thermal/qcom/Makefile | 1 + drivers/thermal/qcom/lmh.c | 244 ++++++++++++++++++++++++++ include/linux/qcom_scm.h | 13 ++ 8 files changed, 440 insertions(+), 225 deletions(-) create mode 100644 drivers/thermal/qcom/lmh.c -- 2.25.1