From patchwork Tue May 20 17:40:02 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Elder X-Patchwork-Id: 30489 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pd0-f197.google.com (mail-pd0-f197.google.com [209.85.192.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 3B782202FE for ; Tue, 20 May 2014 17:41:26 +0000 (UTC) Received: by mail-pd0-f197.google.com with SMTP id y10sf2238226pdj.4 for ; Tue, 20 May 2014 10:41:24 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=oRwON7LPd95fD0OuSVPzYsYEWxJQwAZAlA317Bqr8fY=; b=YGhs0CTDjVt4j/3BGtfDF2n51xv3eLMUVKtIlh4xTa+73VrWngabME6zmBqmE48qmm IHUNvb8rSAc58bxsvWs1Z+1QWZ6w+ZghWtk7MybxcDBtJI/I1m4trpyLGHf560sLO27x c7ezOaxgT3gD/Cr6wouGxiHe7Hy4rllzoXiLO4XfWgzyBx1KRAFa9W/zHrB0MwDivw9N hLzVrl1FRBDGQBMzXKI/KxxWLfPQVrd13j7tBvvCCWMzSdu2Bfr4vcPq5Mt6xftEWIV9 DcfpJ9KcilDLUBjDsXsNynnBk2aBJz68Tws6/KE9OPxO6W2VtDiqmdcH4hpd2eVMpqhq //+w== X-Gm-Message-State: ALoCoQlxkZnwgoW8nUvIye3pggewBsQnh011yWNSMDoxrhFzF1zEgwDm7hkBPjYFNntZHdKWy0VK X-Received: by 10.66.232.229 with SMTP id tr5mr22017873pac.16.1400607684939; Tue, 20 May 2014 10:41:24 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.31.33 with SMTP id e30ls372157qge.89.gmail; Tue, 20 May 2014 10:41:24 -0700 (PDT) X-Received: by 10.220.106.7 with SMTP id v7mr2227555vco.46.1400607684819; Tue, 20 May 2014 10:41:24 -0700 (PDT) Received: from mail-ve0-f178.google.com (mail-ve0-f178.google.com [209.85.128.178]) by mx.google.com with ESMTPS id tx4si5189722vdc.4.2014.05.20.10.41.24 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 20 May 2014 10:41:24 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.178 as permitted sender) client-ip=209.85.128.178; Received: by mail-ve0-f178.google.com with SMTP id sa20so1042104veb.23 for ; Tue, 20 May 2014 10:41:24 -0700 (PDT) X-Received: by 10.58.198.36 with SMTP id iz4mr2078435vec.53.1400607684734; Tue, 20 May 2014 10:41:24 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp49339vcb; Tue, 20 May 2014 10:41:24 -0700 (PDT) X-Received: by 10.68.189.68 with SMTP id gg4mr52493917pbc.42.1400607683818; Tue, 20 May 2014 10:41:23 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id he6si25600293pac.20.2014.05.20.10.41.23; Tue, 20 May 2014 10:41:23 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754500AbaETRlP (ORCPT + 27 others); Tue, 20 May 2014 13:41:15 -0400 Received: from mail-ig0-f182.google.com ([209.85.213.182]:48665 "EHLO mail-ig0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754189AbaETRkO (ORCPT ); Tue, 20 May 2014 13:40:14 -0400 Received: by mail-ig0-f182.google.com with SMTP id uy17so1050130igb.3 for ; Tue, 20 May 2014 10:40:13 -0700 (PDT) X-Received: by 10.50.45.3 with SMTP id i3mr7106569igm.7.1400607613700; Tue, 20 May 2014 10:40:13 -0700 (PDT) Received: from localhost.localdomain (c-71-195-31-37.hsd1.mn.comcast.net. [71.195.31.37]) by mx.google.com with ESMTPSA id h7sm30470555igy.2.2014.05.20.10.40.12 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 20 May 2014 10:40:13 -0700 (PDT) From: Alex Elder To: mporter@linaro.org, bcm@fixthebug.org, linux@arm.linux.org.uk, devicetree@vger.kernel.org, arnd@arndb.de, sboyd@codeaurora.org Cc: bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, galak@codeaurora.org, ijc+devicetree@hellion.org.uk, jason@lakedaemon.net, lorenzo.pieralisi@arm.com, mark.rutland@arm.com, pawel.moll@arm.com, rdunlap@infradead.org, rjui@broadcom.com, robh+dt@kernel.org, rvaswani@codeaurora.org Subject: [PATCH v4 1/5] devicetree: bindings: document Broadcom CPU enable method Date: Tue, 20 May 2014 12:40:02 -0500 Message-Id: <1400607606-10810-2-git-send-email-elder@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1400607606-10810-1-git-send-email-elder@linaro.org> References: <1400607606-10810-1-git-send-email-elder@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: elder@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.178 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Broadcom mobile SoCs use a ROM-implemented holding pen for controlled boot of secondary cores. A special register is used to communicate to the ROM that a secondary core should start executing kernel code. This enable method is currently used for members of the bcm281xx and bcm21664 SoC families. The use of an enable method also allows the SMP operation vector to be assigned as a result of device tree content for these SoCs. Signed-off-by: Alex Elder --- Documentation/devicetree/bindings/arm/cpus.txt | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index 333f4ae..c6a2411 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -185,6 +185,7 @@ nodes to be present and contain the properties described below. "qcom,gcc-msm8660" "qcom,kpss-acc-v1" "qcom,kpss-acc-v2" + "brcm,bcm11351-cpu-method" - cpu-release-addr Usage: required for systems that have an "enable-method" @@ -209,6 +210,17 @@ nodes to be present and contain the properties described below. Value type: Definition: Specifies the ACC[2] node associated with this CPU. + - secondary-boot-reg + Usage: + Required for systems that have an "enable-method" + property value of "brcm,bcm11351-cpu-method". + Value type: + Definition: + Specifies the physical address of the register used to + request the ROM holding pen code release a secondary + CPU. The value written to the register is formed by + encoding the target CPU id into the low bits of the + physical start address it should jump to. Example 1 (dual-cluster big.LITTLE system 32-bit):