From patchwork Wed Mar 25 12:52:11 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chunyan Zhang X-Patchwork-Id: 46323 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1CDB02159D for ; Wed, 25 Mar 2015 12:53:10 +0000 (UTC) Received: by wivr20 with SMTP id r20sf5324224wiv.0 for ; Wed, 25 Mar 2015 05:53:09 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=HIdxN8JhbPzv7R6O379kg2ZLNT5Z5V2QSBsrlcBAhhA=; b=e8a7YbVNlOk/NiUAzulELhX1pSjFIo/H844OmYA6Cj1/wwcA02K/+3EwhcZ4qaXvJ6 ERrDOXIU0gL2o3lvCXE81O5nhugdhdh+Pz+Olh9ixijTfty8DsBfqKEmQwtgQvrSB1KP wEKH5hJ2aifTxiPL8RG106HNrgSp03MejQX2evDHaqiJKCHL7RSL+MOshrUhXaqQQXC1 RwmIVFuEASaI2XSiFZYVvGqzeeV9CrbJFRhiZLHMmp0p2/Bafifln1pdJ60JQmUkIBK9 pcat9VCpFWqa04VHEcoRs1UEHj4MbgDRB1MMpvuNDYh0/05uhFE3kckl0QoMpKyoOp0M Le5w== X-Gm-Message-State: ALoCoQkh0arJNZvojbL9KKrKW6WYqLFzQ6a2mc1EVRn1ouU3xx/mVZZn1pHnU7DiHwZkhr2yDVlJ X-Received: by 10.194.178.67 with SMTP id cw3mr2062229wjc.2.1427287989441; Wed, 25 Mar 2015 05:53:09 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.20.8 with SMTP id j8ls102187lae.7.gmail; Wed, 25 Mar 2015 05:53:09 -0700 (PDT) X-Received: by 10.152.36.133 with SMTP id q5mr1589952laj.35.1427287989153; Wed, 25 Mar 2015 05:53:09 -0700 (PDT) Received: from mail-lb0-f182.google.com (mail-lb0-f182.google.com. [209.85.217.182]) by mx.google.com with ESMTPS id e1si1928741lbm.108.2015.03.25.05.53.08 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 25 Mar 2015 05:53:08 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) client-ip=209.85.217.182; Received: by lbbsy1 with SMTP id sy1so16693369lbb.1 for ; Wed, 25 Mar 2015 05:53:08 -0700 (PDT) X-Received: by 10.152.29.68 with SMTP id i4mr8430518lah.19.1427287988765; Wed, 25 Mar 2015 05:53:08 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.57.201 with SMTP id k9csp2069641lbq; Wed, 25 Mar 2015 05:53:07 -0700 (PDT) X-Received: by 10.68.238.200 with SMTP id vm8mr16708947pbc.15.1427287986862; Wed, 25 Mar 2015 05:53:06 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id te6si3546547pbc.185.2015.03.25.05.53.05; Wed, 25 Mar 2015 05:53:06 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752013AbbCYMxE (ORCPT + 5 others); Wed, 25 Mar 2015 08:53:04 -0400 Received: from mail-pa0-f41.google.com ([209.85.220.41]:35604 "EHLO mail-pa0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751220AbbCYMxD (ORCPT ); Wed, 25 Mar 2015 08:53:03 -0400 Received: by pagj7 with SMTP id j7so28194854pag.2 for ; Wed, 25 Mar 2015 05:53:03 -0700 (PDT) X-Received: by 10.66.140.69 with SMTP id re5mr17049301pab.105.1427287983136; Wed, 25 Mar 2015 05:53:03 -0700 (PDT) Received: from zcy-ubuntu.spreadtrum.com ([114.30.40.58]) by mx.google.com with ESMTPSA id x3sm2466712pdo.0.2015.03.25.05.52.56 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 25 Mar 2015 05:53:02 -0700 (PDT) From: Chunyan Zhang To: arm@kernel.org, arnd@arndb.de Cc: mathieu.poirier@linaro.org, will.deacon@arm.com, mark.rutland@arm.com, robh+dt@kernel.org, pawel.moll@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, catalin.marinas@arm.com, kaixu.xia@linaro.org, zhizhou.zhang@spreadtrum.com, orsonzhai@gmail.com, zhang.lyra@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2] coresight: adding basic support for Spreadtrum SC9836 Date: Wed, 25 Mar 2015 20:52:11 +0800 Message-Id: <1427287931-9363-1-git-send-email-zhang.chunyan@linaro.org> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: zhang.chunyan@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Support only for ETF, FUNNEL, STM are included currently. Support for ETM, TPIU and the replicator linked to it are not included in this version patch. Signed-off-by: Chunyan Zhang --- Change for v2: - Corrected the TMC whose space is wrongly used as ETB in v1. - Removed "coresight-default-sink" from the DT. --- arch/arm64/boot/dts/sprd/sc9836.dtsi | 55 ++++++++++++++++++++++++++++++++++++ 1 file changed, 55 insertions(+) diff --git a/arch/arm64/boot/dts/sprd/sc9836.dtsi b/arch/arm64/boot/dts/sprd/sc9836.dtsi index f92f1b4..ee34e1a 100644 --- a/arch/arm64/boot/dts/sprd/sc9836.dtsi +++ b/arch/arm64/boot/dts/sprd/sc9836.dtsi @@ -45,6 +45,61 @@ }; }; + etf@10003000 { + compatible = "arm,coresight-tmc", "arm,primecell"; + reg = <0 0x10003000 0 0x1000>; + clocks = <&clk26mhz>; + clock-names = "apb_pclk"; + port { + etf_in: endpoint { + slave-mode; + remote-endpoint = <&funnel_out_port0>; + }; + }; + }; + + funnel@10001000 { + compatible = "arm,coresight-funnel", "arm,primecell"; + reg = <0 0x10001000 0 0x1000>; + clocks = <&clk26mhz>; + clock-names = "apb_pclk"; + ports { + #address-cells = <1>; + #size-cells = <0>; + + /* funnel output port */ + port@0 { + reg = <0>; + funnel_out_port0: endpoint { + remote-endpoint = <&etf_in>; + }; + }; + + /* funnel input port 0~3 is reserved for ETMs */ + port@1 { + reg = <4>; + funnel_in_port4: endpoint { + slave-mode; + remote-endpoint = <&stm_out>; + }; + }; + }; + }; + + stm@10006000 { + compatible = "arm,coresight-stm", "arm,primecell"; + reg = <0 0x10006000 0 0x1000>, + <0 0x01000000 0 0x180000>; + reg-names = "stm-base", "stm-stimulus-base"; + clocks = <&clk26mhz>; + clock-names = "apb_pclk"; + port { + stm_out: endpoint { + remote-endpoint = <&funnel_in_port4>; + }; + }; + }; + gic: interrupt-controller@12001000 { compatible = "arm,gic-400"; reg = <0 0x12001000 0 0x1000>,