From patchwork Tue Jun 2 12:31:52 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 49368 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f198.google.com (mail-wi0-f198.google.com [209.85.212.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id EFF2D20BD1 for ; Tue, 2 Jun 2015 12:33:49 +0000 (UTC) Received: by wifx6 with SMTP id x6sf30756241wif.1 for ; Tue, 02 Jun 2015 05:33:49 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=L49xd02TnlQCJ78gWrEaoZIxoCMkwMJzRwR7JMJoe5Y=; b=QaathKwJEj6X1jct0fJ2XWIHgy8q7FDbI4iJsIyJNp7sgsN0SVyVOPOfTi61LyliZN 4NP69Ewr5ynHK6qseYZ5Ok40MyC5kSnn/tZw575ZBVI1ziSInGC1bRUj0esp1ykUBkOW cM0SkBR3THpggg6VJKA52VmC3izPePpPu1c5Kjnyw5o9cpj9lWSVp88qr7YMIk5CM5mR Wc5lSX9RVNgVUFMqGvdVF39kLWIYdY3CBOze5kaucBUajjGBMvCwDV8ajix+cRcaHJ0C ICKBAHc7G0dvZoqIKOFJQgRCzGOcYB7GI3wh1FsyRS35hEbD6HOKrmwk2Aq+/A12kwWf ReMQ== X-Gm-Message-State: ALoCoQnN2sdEED7imiuxsTNezibn5qHTBWUQvgFtMg7OSAs4clEEJ5ji1SeyJV654blIIIK4e7WU X-Received: by 10.194.179.42 with SMTP id dd10mr25583535wjc.7.1433248429301; Tue, 02 Jun 2015 05:33:49 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.26.7 with SMTP id h7ls709195lag.46.gmail; Tue, 02 Jun 2015 05:33:49 -0700 (PDT) X-Received: by 10.152.243.9 with SMTP id wu9mr25414254lac.63.1433248429132; Tue, 02 Jun 2015 05:33:49 -0700 (PDT) Received: from mail-la0-f43.google.com (mail-la0-f43.google.com. [209.85.215.43]) by mx.google.com with ESMTPS id kx6si14950839lac.108.2015.06.02.05.33.49 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 02 Jun 2015 05:33:49 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) client-ip=209.85.215.43; Received: by labko7 with SMTP id ko7so120557067lab.2 for ; Tue, 02 Jun 2015 05:33:49 -0700 (PDT) X-Received: by 10.152.87.204 with SMTP id ba12mr26400197lab.35.1433248428983; Tue, 02 Jun 2015 05:33:48 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp3031486lbb; Tue, 2 Jun 2015 05:33:47 -0700 (PDT) X-Received: by 10.66.222.41 with SMTP id qj9mr50313300pac.139.1433248427021; Tue, 02 Jun 2015 05:33:47 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b1si25818492pbu.175.2015.06.02.05.33.46; Tue, 02 Jun 2015 05:33:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759003AbbFBMdp (ORCPT + 7 others); Tue, 2 Jun 2015 08:33:45 -0400 Received: from mail-wg0-f50.google.com ([74.125.82.50]:35398 "EHLO mail-wg0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758987AbbFBMdl (ORCPT ); Tue, 2 Jun 2015 08:33:41 -0400 Received: by wgme6 with SMTP id e6so138665999wgm.2 for ; Tue, 02 Jun 2015 05:33:40 -0700 (PDT) X-Received: by 10.194.81.234 with SMTP id d10mr51382016wjy.84.1433248420323; Tue, 02 Jun 2015 05:33:40 -0700 (PDT) Received: from localhost.localdomain (sju31-1-78-210-255-2.fbx.proxad.net. [78.210.255.2]) by mx.google.com with ESMTPSA id tl3sm26620396wjc.20.2015.06.02.05.33.35 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 Jun 2015 05:33:36 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de, mingo@kernel.org Cc: Maxime Coquelin , Rob Herring , Chanwoo Choi , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND...), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 07/11] dt-bindings: Document the ARM System timer bindings Date: Tue, 2 Jun 2015 14:31:52 +0200 Message-Id: <1433248316-26320-7-git-send-email-daniel.lezcano@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> References: <556DA1E5.1030601@linaro.org> <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: daniel.lezcano@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Maxime Coquelin This adds documentation of device tree bindings for the ARM System timer. Tested-by: Chanwoo Choi Acked-by: Rob Herring Signed-off-by: Maxime Coquelin Signed-off-by: Daniel Lezcano --- .../devicetree/bindings/arm/armv7m_systick.txt | 26 ++++++++++++++++++++++ 1 file changed, 26 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/armv7m_systick.txt diff --git a/Documentation/devicetree/bindings/arm/armv7m_systick.txt b/Documentation/devicetree/bindings/arm/armv7m_systick.txt new file mode 100644 index 0000000..7cf4a24 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/armv7m_systick.txt @@ -0,0 +1,26 @@ +* ARMv7M System Timer + +ARMv7-M includes a system timer, known as SysTick. Current driver only +implements the clocksource feature. + +Required properties: +- compatible : Should be "arm,armv7m-systick" +- reg : The address range of the timer + +Required clocking property, have to be one of: +- clocks : The input clock of the timer +- clock-frequency : The rate in HZ in input of the ARM SysTick + +Examples: + +systick: timer@e000e010 { + compatible = "arm,armv7m-systick"; + reg = <0xe000e010 0x10>; + clocks = <&clk_systick>; +}; + +systick: timer@e000e010 { + compatible = "arm,armv7m-systick"; + reg = <0xe000e010 0x10>; + clock-frequency = <90000000>; +};