From patchwork Sat Jul 11 12:12:05 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joachim Eastwood X-Patchwork-Id: 51055 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 2AE1C229E6 for ; Sat, 11 Jul 2015 12:13:07 +0000 (UTC) Received: by lagc2 with SMTP id c2sf44225039lag.0 for ; Sat, 11 Jul 2015 05:13:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=5WZ7mE51/DHTJf3LgHkWPhY2/dLGdol54S1C1Pf4bWo=; b=EmHW+mYH74j1gWo939OlnGP39DNrf/JX6vGs2j2q1J6pYSTrESNyU0tDrY9xjgBqK1 bCktmDWyKxeo2Q+/0W9FgTSOQudXj4yDJ3/r16+B5KrC5R6Je71XZHqj9PV36CtYGDGB omJjO2xl+1x+fddXSqEOduGDaJdv/47/tlAWPvQI/7fKvq1w7eX39clfPvXvEext/CIC R4oGcxIaKI1RGUTVFShyjfhR+Hcg2A2R9crfmpwFqQbRQS0rfmXNLU71tDJd/kYObF9H /XBWjPArEB4OP8G1O2QajAYBRCYy53Yvglr1naLJ3af05rldrxc7+WuuPu/uK547jDFP ViiA== X-Gm-Message-State: ALoCoQkUtHlAwdNbbDOdbExwWd4rbKAhShRU3orRM0bsaLEvsP66WGa+hb2ag4yfXidHWrEE62Xs X-Received: by 10.112.122.12 with SMTP id lo12mr13558923lbb.5.1436616786133; Sat, 11 Jul 2015 05:13:06 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.4.199 with SMTP id m7ls1362311lam.83.gmail; Sat, 11 Jul 2015 05:13:06 -0700 (PDT) X-Received: by 10.152.43.37 with SMTP id t5mr23626251lal.96.1436616785985; Sat, 11 Jul 2015 05:13:05 -0700 (PDT) Received: from mail-lb0-x231.google.com (mail-lb0-x231.google.com. [2a00:1450:4010:c04::231]) by mx.google.com with ESMTPS id h4si10114260lbm.158.2015.07.11.05.13.05 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 11 Jul 2015 05:13:05 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2a00:1450:4010:c04::231 as permitted sender) client-ip=2a00:1450:4010:c04::231; Received: by lbbpo10 with SMTP id po10so104616732lbb.3 for ; Sat, 11 Jul 2015 05:13:05 -0700 (PDT) X-Received: by 10.112.55.207 with SMTP id u15mr23999588lbp.88.1436616785871; Sat, 11 Jul 2015 05:13:05 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp593850lbb; Sat, 11 Jul 2015 05:13:04 -0700 (PDT) X-Received: by 10.68.173.197 with SMTP id bm5mr51638335pbc.13.1436616781993; Sat, 11 Jul 2015 05:13:01 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m3si19094888pdg.13.2015.07.11.05.13.01; Sat, 11 Jul 2015 05:13:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752935AbbGKMNA (ORCPT + 8 others); Sat, 11 Jul 2015 08:13:00 -0400 Received: from mail-la0-f53.google.com ([209.85.215.53]:33660 "EHLO mail-la0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752477AbbGKMM7 (ORCPT ); Sat, 11 Jul 2015 08:12:59 -0400 Received: by laar3 with SMTP id r3so279023332laa.0; Sat, 11 Jul 2015 05:12:57 -0700 (PDT) X-Received: by 10.112.138.199 with SMTP id qs7mr24009995lbb.21.1436616777448; Sat, 11 Jul 2015 05:12:57 -0700 (PDT) Received: from localhost.localdomain (141.89-11-213.nextgentel.com. [89.11.213.141]) by smtp.gmail.com with ESMTPSA id tj8sm3134759lbb.22.2015.07.11.05.12.56 (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sat, 11 Jul 2015 05:12:56 -0700 (PDT) From: Joachim Eastwood To: vinod.koul@intel.com, arnd@arndb.de, linus.walleij@linaro.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dmaengine@vger.kernel.org, rmk+kernel@arm.linux.org.uk, Joachim Eastwood Subject: [PATCH 2/4] doc: dt: dma: add binding doc for pl08x Date: Sat, 11 Jul 2015 14:12:05 +0200 Message-Id: <1436616727-4847-3-git-send-email-manabian@gmail.com> X-Mailer: git-send-email 1.8.0 In-Reply-To: <1436616727-4847-1-git-send-email-manabian@gmail.com> References: <1436616727-4847-1-git-send-email-manabian@gmail.com> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Original-Sender: manabian@gmail.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2a00:1450:4010:c04::231 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org; dkim=neutral (body hash did not verify) header.i=@gmail.com; dmarc=fail (p=NONE dis=NONE) header.from=gmail.com Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Linus Walleij This introduces device tree bindings for the PL08x DMA controllers when used with fixed signal assignment per channel, i.e. if each channel on the PL08x is assigned precisely one burst/single signal set. [je: remove channel sub-node parsing, use cell value to assign AHB] Signed-off-by: Linus Walleij Signed-off-by: Joachim Eastwood --- .../devicetree/bindings/dma/arm-pl08x.txt | 54 ++++++++++++++++++++++ 1 file changed, 54 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/arm-pl08x.txt diff --git a/Documentation/devicetree/bindings/dma/arm-pl08x.txt b/Documentation/devicetree/bindings/dma/arm-pl08x.txt new file mode 100644 index 000000000000..8a0097a029d3 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/arm-pl08x.txt @@ -0,0 +1,54 @@ +* ARM PrimeCells PL080 and PL081 and derivatives DMA controller + +Required properties: +- compatible: "arm,pl080", "arm,primecell"; + "arm,pl081", "arm,primecell"; +- reg: Address range of the PL08x registers +- interrupt: The PL08x interrupt number +- clocks: The clock running the IP core clock +- clock-names: Must contain "apb_pclk" +- lli-bus-interface-ahb1: if AHB master 1 is eligible for fetching LLIs +- lli-bus-interface-ahb2: if AHB master 2 is eligible for fetching LLIs +- mem-bus-interface-ahb1: if AHB master 1 is eligible for fetching memory contents +- mem-bus-interface-ahb2: if AHB master 2 is eligible for fetching memory contents +- #dma-cells: must be <2>. First cell should contain the DMA request, + second cell should contain either 1 or 2 depending on + which AHB master that is used. + +Optional properties: +- dma-channels: contains the total number of DMA channels supported by the DMAC +- dma-requests: contains the total number of DMA requests supported by the DMAC +- memcpy-burst-size: the size of the bursts for memcpy: 1, 4, 8, 16, 32 + 64, 128 or 256 bytes are legal values +- memcpy-bus-width: the bus width used for memcpy: 8, 16 or 32 are legal + values + +Clients +Required properties: +- dmas: List of DMA controller phandle, request channel and AHB master id +- dma-names: Names of the aforementioned requested channels + +Example: + +dmac0: dma-controller@10130000 { + compatible = "arm,pl080", "arm,primecell"; + reg = <0x10130000 0x1000>; + interrupt-parent = <&vica>; + interrupts = <15>; + clocks = <&hclkdma0>; + clock-names = "apb_pclk"; + lli-bus-interface-ahb1; + lli-bus-interface-ahb2; + mem-bus-interface-ahb2; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + #dma-cells = <2>; +}; + +device@40008000 { + ... + dmas = <&dmac0 0 2 + &dmac0 1 2>; + dma-names = "tx", "rx"; + ... +};