From patchwork Fri Feb 26 05:28:34 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 62945 Delivered-To: patch@linaro.org Received: by 10.112.199.169 with SMTP id jl9csp530405lbc; Thu, 25 Feb 2016 21:29:10 -0800 (PST) X-Received: by 10.98.31.21 with SMTP id f21mr67026075pff.134.1456464550034; Thu, 25 Feb 2016 21:29:10 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z63si17397421pfi.63.2016.02.25.21.29.09; Thu, 25 Feb 2016 21:29:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dkim=neutral (body hash did not verify) header.i=@linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1750873AbcBZF3I (ORCPT + 6 others); Fri, 26 Feb 2016 00:29:08 -0500 Received: from mail-pa0-f48.google.com ([209.85.220.48]:35888 "EHLO mail-pa0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750789AbcBZF3H (ORCPT ); Fri, 26 Feb 2016 00:29:07 -0500 Received: by mail-pa0-f48.google.com with SMTP id yy13so44916092pab.3 for ; Thu, 25 Feb 2016 21:29:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=gmEVhPCMfO4Q6Q53PomMHFVMVPn/pF1ajd23Ni6qkLY=; b=eBSsH5XOw1+7wF8ONFeiswuThG0ndJj/oVnLz50d0fDCgKixJfNTaFdYghORq/6N6r VUPqbJlz//VX8PBD2swxATGX8cvIQ/Yp55WHuCV+TOm5tHAe6xlPG7eGvKr83w4Gv8l/ JCxJtM2iPFFGrt9CrJj0yh8gXV/OGx4qG0qak= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=gmEVhPCMfO4Q6Q53PomMHFVMVPn/pF1ajd23Ni6qkLY=; b=hgB/bjGy6wW/dVz2igNebke23HR9bNbXqRun/7N423CuJku4zbsk7ZJff3d8mZA2qy wphpbogWJNSFKmHNLh7a3Z8XsBF8IeaaVqw3ld7NZqgjcOrtJ7btA6wysg9kzsMVDVWh 5TMwJbhtKLrcTi3J3UMlU+ljIL6sxjXzz15SmZGFUzYzlTZGX1K76ljW0t0ItKUCK8B4 v6CC365w74Z4xe+uZ/LUc5S9sRsxthCR7syd7EFe1G11S+r3dEfBVYce4000qoop2k+l cLklW52XRV/3kNL/lkZPHQH/6y/XYVtocxHDxaDbxJeokhFygGPbr1+S6EvwgheHNiai c+7A== X-Gm-Message-State: AG10YOQKsiTmCyCoJFAHZvvmvg4X3W2kabVM+XiXaUYMe35GCAv2zFMab9IcLLhxuXE2LfHZ X-Received: by 10.67.5.68 with SMTP id ck4mr37370380pad.3.1456464545675; Thu, 25 Feb 2016 21:29:05 -0800 (PST) Received: from leoy-linaro.a1.60in.com (li401-178.members.linode.com. [106.187.51.178]) by smtp.gmail.com with ESMTPSA id kw10sm15955791pab.0.2016.02.25.21.28.59 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 25 Feb 2016 21:29:04 -0800 (PST) From: Leo Yan To: Wei Xu , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Catalin Marinas , Will Deacon Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Leo Yan Subject: [PATCH] arm64: dts: Add L2 cache topology to Hi6220 Date: Fri, 26 Feb 2016 13:28:34 +0800 Message-Id: <1456464514-24380-1-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds the L2 cache topology on Hi6220. Hi6220 has two clusters, every cluster has 512KiB L2 cache (32KiB x 16 ways). Signed-off-by: Leo Yan --- arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi index d8b963c..1746d50 100644 --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi @@ -82,6 +82,7 @@ device_type = "cpu"; reg = <0x0 0x0>; enable-method = "psci"; + next-level-cache = <&CLUSTER0_L2>; clocks = <&stub_clock 0>; operating-points-v2 = <&cpu_opp_table>; cooling-min-level = <4>; @@ -96,6 +97,7 @@ device_type = "cpu"; reg = <0x0 0x1>; enable-method = "psci"; + next-level-cache = <&CLUSTER0_L2>; operating-points-v2 = <&cpu_opp_table>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; @@ -105,6 +107,7 @@ device_type = "cpu"; reg = <0x0 0x2>; enable-method = "psci"; + next-level-cache = <&CLUSTER0_L2>; operating-points-v2 = <&cpu_opp_table>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; @@ -114,6 +117,7 @@ device_type = "cpu"; reg = <0x0 0x3>; enable-method = "psci"; + next-level-cache = <&CLUSTER0_L2>; operating-points-v2 = <&cpu_opp_table>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; @@ -123,6 +127,7 @@ device_type = "cpu"; reg = <0x0 0x100>; enable-method = "psci"; + next-level-cache = <&CLUSTER1_L2>; operating-points-v2 = <&cpu_opp_table>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; @@ -132,6 +137,7 @@ device_type = "cpu"; reg = <0x0 0x101>; enable-method = "psci"; + next-level-cache = <&CLUSTER1_L2>; operating-points-v2 = <&cpu_opp_table>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; @@ -141,6 +147,7 @@ device_type = "cpu"; reg = <0x0 0x102>; enable-method = "psci"; + next-level-cache = <&CLUSTER1_L2>; operating-points-v2 = <&cpu_opp_table>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; @@ -150,9 +157,18 @@ device_type = "cpu"; reg = <0x0 0x103>; enable-method = "psci"; + next-level-cache = <&CLUSTER1_L2>; operating-points-v2 = <&cpu_opp_table>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; + + CLUSTER0_L2: l2-cache0 { + compatible = "cache"; + }; + + CLUSTER1_L2: l2-cache1 { + compatible = "cache"; + }; }; cpu_opp_table: cpu_opp_table {