From patchwork Tue Apr 12 13:57:25 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 65623 Delivered-To: patch@linaro.org Received: by 10.140.93.198 with SMTP id d64csp1935934qge; Tue, 12 Apr 2016 06:58:01 -0700 (PDT) X-Received: by 10.66.148.232 with SMTP id tv8mr4785240pab.21.1460469479171; Tue, 12 Apr 2016 06:57:59 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i71si10130271pfi.110.2016.04.12.06.57.58; Tue, 12 Apr 2016 06:57:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933875AbcDLN5q (ORCPT + 7 others); Tue, 12 Apr 2016 09:57:46 -0400 Received: from mail-wm0-f48.google.com ([74.125.82.48]:36483 "EHLO mail-wm0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933836AbcDLN5p (ORCPT ); Tue, 12 Apr 2016 09:57:45 -0400 Received: by mail-wm0-f48.google.com with SMTP id v188so128322922wme.1 for ; Tue, 12 Apr 2016 06:57:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=/xT86R///S3BkMewIbQZzP6BhHAaq8cCdB4YgB9D6ks=; b=BGsjT6rmibugnvxlSvFEpR8ceov8VM+HAEhduVY7PnFAOYaiRgzeeiSXFUpagJC1Lq /JYbiQpDvEDLAoDyW0DPNivn0thZWcl8/GWWXo2DLb6kbfxjDBJew0+v2l2dRQ0AoldY DrUMEEtzcttighapMLguix7vexSxG+uO7wCKU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=/xT86R///S3BkMewIbQZzP6BhHAaq8cCdB4YgB9D6ks=; b=R6+hET/kxpgKj4SPC1Vogv/BVGOYg/4LcrzF9yVuPO8Xnrjk/xTTTbu8G6+ZBa/le3 GJnH95TRfEVpEVDcCE1oNXO52o7geUtiL079F0bHp8NZKTRwIG/NI6z6vJC7dKKsC9hA NJY8g5o5tCEN+U12zBmaUUWyl7sop02ChX/49bteew2YFwyoBMi6U5m0z39x7Riyirte TpzdlCBGUVDm/bweMMXo5D7QZe5haLz4ve43itUBfI1b+GTPJMki3H9NOuyGFAbjvzhR 3aVhSDCpYY+CYK7HjODlFZen3rJMceqExqi9DmUFs1KE2YwkE7xPWjU0aNnWOqTLLvnl a+Zg== X-Gm-Message-State: AOPr4FUrbeoIr1qQ3ziodwHHSuOAo9AGhj5LeZgUbjPDSJsckJ9nvNzNkxzHnUANU4Otektz X-Received: by 10.194.2.41 with SMTP id 9mr4305652wjr.10.1460469458745; Tue, 12 Apr 2016 06:57:38 -0700 (PDT) Received: from localhost.localdomain (cpc84787-aztw28-2-0-cust15.18-1.cable.virginm.net. [82.37.140.16]) by smtp.gmail.com with ESMTPSA id lh1sm33546922wjb.20.2016.04.12.06.57.37 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 12 Apr 2016 06:57:37 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, devicetree@vger.kernel.org Subject: [PATCH v2 1/4] ARM: DT: STiH407: Add UART RTS/CTS pin configuration Date: Tue, 12 Apr 2016 14:57:25 +0100 Message-Id: <1460469448-9065-2-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1460469448-9065-1-git-send-email-peter.griffin@linaro.org> References: <1460469448-9065-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add pinctrl definitions of UART RTS/CTS pins. Signed-off-by: Peter Griffin --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 73 ++++++++++++++++++++++++++++++++++ 1 file changed, 73 insertions(+) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index a538ae5..87e75bf 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -149,7 +149,20 @@ rx = <&pio3 5 ALT1 IN>; }; }; + + pinctrl_sbc_serial0_rts: sbc_serial0_rts { + st,pins { + rts = <&pio3 7 ALT1 OUT>; + }; + }; + + pinctrl_sbc_serial0_cts: sbc_serial0_cts { + st,pins { + cts = <&pio3 6 ALT1 IN>; + }; + }; }; + /* SBC_ASC1 - UART11 */ sbc_serial1 { pinctrl_sbc_serial1: sbc_serial1-0 { @@ -158,6 +171,18 @@ rx = <&pio2 7 ALT3 IN>; }; }; + + pinctrl_sbc_serial1_rts: sbc_serial1_rts { + st,pins { + rts = <&pio3 1 ALT3 OUT>; + }; + }; + + pinctrl_sbc_serial1_cts: sbc_serial1_cts { + st,pins { + cts = <&pio3 0 ALT3 IN>; + }; + }; }; i2c10 { @@ -478,6 +503,18 @@ rx = <&pio15 1 ALT1 IN>; }; }; + + pinctrl_serial0_rts: serial0_rts { + st,pins { + rts = <&pio17 3 ALT1 OUT>; + }; + }; + + pinctrl_serial0_cts: serial0_cts { + st,pins { + cts = <&pio17 2 ALT1 IN>; + }; + }; }; mmc1 { @@ -495,6 +532,18 @@ sd_wp = <&pio19 1 ALT6 IN>; }; }; + + pinctrl_serial1_rts: serial1_rts { + st,pins { + rts = <&pio16 3 ALT1 OUT>; + }; + }; + + pinctrl_serial1_cts: serial1_cts { + st,pins { + cts = <&pio16 2 ALT1 IN>; + }; + }; }; @@ -505,6 +554,18 @@ scl = <&pio10 5 ALT2 BIDIR>; }; }; + + pinctrl_serial2_rts: serial2_rts { + st,pins { + rts = <&pio15 3 ALT1 OUT>; + }; + }; + + pinctrl_serial2_cts: serial2_cts { + st,pins { + cts = <&pio15 2 ALT1 IN>; + }; + }; }; i2c1 { @@ -1074,6 +1135,18 @@ rx = <&pio31 4 ALT1 IN>; }; }; + + pinctrl_serial3_rts: serial3_rts { + st,pins { + rts = <&pio31 6 ALT1 OUT>; + }; + }; + + pinctrl_serial3_cts: serial3_cts { + st,pins { + cts = <&pio31 5 ALT1 IN>; + }; + }; }; };