From patchwork Mon Apr 24 20:40:22 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 98154 Delivered-To: patch@linaro.org Received: by 10.182.246.10 with SMTP id xs10csp429664obc; Mon, 24 Apr 2017 13:41:45 -0700 (PDT) X-Received: by 10.36.0.145 with SMTP id 139mr16467642ita.98.1493066505676; Mon, 24 Apr 2017 13:41:45 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i15si21583976ioa.30.2017.04.24.13.41.45; Mon, 24 Apr 2017 13:41:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S977770AbdDXUlo (ORCPT + 7 others); Mon, 24 Apr 2017 16:41:44 -0400 Received: from mail-wm0-f43.google.com ([74.125.82.43]:38761 "EHLO mail-wm0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S977769AbdDXUln (ORCPT ); Mon, 24 Apr 2017 16:41:43 -0400 Received: by mail-wm0-f43.google.com with SMTP id r190so79137420wme.1 for ; Mon, 24 Apr 2017 13:41:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=/kKr8TMD6i+bES9Xalej9ZXtd/+64ZzY/LYS0Efsp0Q=; b=SdgFH0/ZYP2Q7JcPnEXrKcKKi+v3r8p6hBn87IihmVBsViwqguOHCJ0oHO1kJUxLZz oiIUDvztIkEOlhgcSb5c0i9O4zo5wT8Igk/pwyUKsk4FywQB1Tl3zq6HCu16/hOX//sq l5YbdpiBrulm/qoRHkGkjKisLL+lDTuglai0M= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=/kKr8TMD6i+bES9Xalej9ZXtd/+64ZzY/LYS0Efsp0Q=; b=nFIH1pHFT6jn4YbiiQBmKdkb1ZRyBWHlylLefULyg6CBotJnS8K6us3U5Ozg/suqQx wJyVajY1zNAwze+XPwT0E2kOJp0gAUVE/se39JDwkKHbmnsrEnw7y6deE0Lt8iHN0NZc 1nliVrwn+z2p3biPeVFI11PsLDu3rHNgsDJOQhJTphK9Wyix8bwKP191PMcQUtzpXiPD mzN9GtPu2fmFxbDvVVJwKA/i5dwRrlEI5z9ProQPIyuf5smvW8EdbRd83CMkFlrBJVu1 GFxwmj4aLMlNbekYkP5DEAVh4SBpLcvwc0WYMvrN0xPXO8gnMRfQvJBk3R5sPGr9Kg1q a8lQ== X-Gm-Message-State: AN3rC/5jutYInWieTpHJQ74P5Y2cja2jOT2QISJnBtGwa8M67QGYz6EG 5/5WqYQg4Qp7NZ+v X-Received: by 10.28.95.67 with SMTP id t64mr11505975wmb.140.1493066502414; Mon, 24 Apr 2017 13:41:42 -0700 (PDT) Received: from localhost.localdomain (lft31-1-88-121-166-205.fbx.proxad.net. [88.121.166.205]) by smtp.gmail.com with ESMTPSA id l68sm23837805wrc.52.2017.04.24.13.41.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 24 Apr 2017 13:41:41 -0700 (PDT) From: Daniel Lezcano To: xuwei5@hisilicon.com Cc: Arnd Bergmann , Stephen Boyd , Michael Turquette , Rob Herring , Lee Jones , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND...), linux-kernel@vger.kernel.org (open list), linux-arm-kernel@lists.infradead.org (moderated list:ARM/HISILICON SOC...) Subject: [PATCH V4] ARM64: dts: hi6220-hikey: Add clock binding for the pmic mfd Date: Mon, 24 Apr 2017 22:40:22 +0200 Message-Id: <1493066439-6889-1-git-send-email-daniel.lezcano@linaro.org> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The hi655x PMIC provides the regulators but also a clock. The latter is missing in the definition and in the DT, thus it is no possible to enable the WiFi which depends on this clock. The hi655x's clock has been added and the hi655x multifunction driver has updated with a clock-cell. This patch adds the clock-cells for the PMIC in the DT and updates the documentation. Signed-off-by: Daniel Lezcano Acked-by: Rob Herring Acked-by: Lee Jones Cc: Arnd Bergmann Cc: Stephen Boyd Cc: Michael Turquette --- Changelog: v4: - Added Acked-by's - Updated the commit message with a better description --- Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt | 6 ++++++ arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts | 1 + 2 files changed, 7 insertions(+) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt index 0548569..9630ac0 100644 --- a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt +++ b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt @@ -16,6 +16,11 @@ Required properties: - reg: Base address of PMIC on Hi6220 SoC. - interrupt-controller: Hi655x has internal IRQs (has own IRQ domain). - pmic-gpios: The GPIO used by PMIC IRQ. +- #clock-cells: From common clock binding; shall be set to 0 + +Optional properties: +- clock-output-names: From common clock binding to override the + default output clock name Example: pmic: pmic@f8000000 { @@ -24,4 +29,5 @@ Example: interrupt-controller; #interrupt-cells = <2>; pmic-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; + #clock-cells = <0>; } diff --git a/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts b/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts index dba3c13..e0496f7 100644 --- a/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts +++ b/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts @@ -325,6 +325,7 @@ pmic: pmic@f8000000 { compatible = "hisilicon,hi655x-pmic"; reg = <0x0 0xf8000000 0x0 0x1000>; + #clock-cells = <0>; interrupt-controller; #interrupt-cells = <2>; pmic-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;