From patchwork Tue May 9 02:49:54 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 98859 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp1616639qge; Mon, 8 May 2017 19:50:46 -0700 (PDT) X-Received: by 10.84.232.141 with SMTP id i13mr58985539plk.143.1494298246671; Mon, 08 May 2017 19:50:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1494298246; cv=none; d=google.com; s=arc-20160816; b=DjhicLBaf/Y65aPFCbn0YWetPmHFKz1LoluLtj43z5uEfnJMtMfkbgxl89wu6r9WE/ oT55iPmQNQzGVj3B+oo64IlvB1oiWT3wFA5mVCzbPku8wMY1T6fTNKKMd28d9MFMYsJi RumoLKmp33ee3i6vdtm0lbtuU60PY09xGDYA7DfXBkBNc+6WHFb+GMOZwh841zmtW9Jt FigzF5XyCiiZoRRoXLL90qWkS+ctc4B02slpkdJdCaxbIs2mZK5/R63pRucPHtYv44Mb RHBifynadJprMcwLjiJeYnddP+YYOQo142ggK0OSbEegO9RfNen7NT102BRU7hEQ5cP9 jdEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=Y0wDk1mVLpoELvrA+85SCjiS4pABVGzEFnxGYeuZbtE=; b=HbHDL3kXHZvzWs56yxCdlo8aHunKpl9anODnG2TgS629ytfTHdMcAiGkejcP/t3PGQ YVSplaBa55TepVbc2NGohuYpMTdjo9suCYg3AMhl8R+5hqBIghRxNw0vZYQ+g0vvzFUj P6L/75EOf3yG++FxCOMLA4khE2EAwT9fBYkjq+cbJEHxm4I76gR1tREC7SivlOdQB2cN YXgEu7EawY5Gj8PD008koAM7pmUug47pydUiaCgqnegi3TQycLedcK/YVEFed/1KPMyC UKW0n3o0Rfea0ehgliskVyd+U6oBlscqiTnuM62ZMDukXgeh8qN28cIIYVCLQLkbYfvk wGWw== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k64si11552283pge.114.2017.05.08.19.50.46; Mon, 08 May 2017 19:50:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754433AbdEICuh (ORCPT + 7 others); Mon, 8 May 2017 22:50:37 -0400 Received: from mail-pg0-f44.google.com ([74.125.83.44]:36748 "EHLO mail-pg0-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754389AbdEICud (ORCPT ); Mon, 8 May 2017 22:50:33 -0400 Received: by mail-pg0-f44.google.com with SMTP id 64so20671164pgb.3 for ; Mon, 08 May 2017 19:50:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=TCzWnzJHkW2SFRPz4eiJs5qhJ0x1GgU4cRW9E8ItAJo=; b=LOye+AGgqfuiCc5DFLDRTzVKiewNFgh0Zwtl2cAI2QsHy/Ktse4ZS3bbi8uu6lt/99 yrjGrjXbDmgCF+qaiqSXBQ7VDofJ37woXXYNDg6ZxS3YzOht2EMeqvOzA4c4QmdCkZaV woNfQns66qzLM0iUoI9D2V0Ao5mqitJ7BnHmM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=TCzWnzJHkW2SFRPz4eiJs5qhJ0x1GgU4cRW9E8ItAJo=; b=lBIqX3UBPb7X3S44WmFNV/LOhbBUAg1h7j889kLYYyvEN8+KTdU4pazw9bwZqfXDIK EbIcdrbH4ktlcR9x3b2zLIqN8ilHLCuaTpQvljfcAPi/fgU8CbygdREM8RraljFxpG3a 64JrfblYY6b6kMC8RyW33ddHO6zaVksP5LwRX1wRdeH+0u3o62pimUNuhVgBkvm+cDcz vNCqgxIEl0SQ11nX4xESh4hgZq9OS6IQbq5QRNi0plPQ3HCX3gtv3vGMR3s/5s6Z9mW2 GIjJvaoXwCVWf0LFTII4H2yIJu3ZNIcJgYfN8J2kLXZHiGYwpRmJqmRXx0f3T+KzUJcP lmcQ== X-Gm-Message-State: AODbwcAYKJ4c7BMwkZ+3fhtQvOOueYCAoKkyCG7KORO1rTRl2DSn/cEJ 55agxL5rCkGo3gsd X-Received: by 10.84.232.3 with SMTP id h3mr19269458plk.42.1494298232242; Mon, 08 May 2017 19:50:32 -0700 (PDT) Received: from localhost.localdomain (li1627-128.members.linode.com. [172.104.47.128]) by smtp.gmail.com with ESMTPSA id 20sm35326370pfq.42.2017.05.08.19.50.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 08 May 2017 19:50:31 -0700 (PDT) From: Leo Yan To: Jonathan Corbet , Mathieu Poirier , Rob Herring , Mark Rutland , Wei Xu , Catalin Marinas , Will Deacon , Andy Gross , David Brown , Greg Kroah-Hartman , Suzuki K Poulose , Stephen Boyd , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, Mike Leach , Sudeep Holla Cc: Leo Yan Subject: [PATCH v9 1/9] coresight: bindings for CPU debug module Date: Tue, 9 May 2017 10:49:54 +0800 Message-Id: <1494298202-6739-2-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1494298202-6739-1-git-send-email-leo.yan@linaro.org> References: <1494298202-6739-1-git-send-email-leo.yan@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org According to ARMv8 architecture reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug', the CPU can integrate debug module and it can support self-hosted debug and external debug. Especially for supporting self-hosted debug, this means the program can access the debug module from mmio region; and usually the mmio region is integrated with coresight. So add document for binding debug component, includes binding to APB clock; and also need specify the CPU node which the debug module is dedicated to specific CPU. Suggested-by: Mike Leach Reviewed-by: Mathieu Poirier Reviewed-by: Suzuki K Poulose Acked-by: Rob Herring Signed-off-by: Leo Yan --- .../bindings/arm/coresight-cpu-debug.txt | 49 ++++++++++++++++++++++ 1 file changed, 49 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt b/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt new file mode 100644 index 0000000..2982912 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt @@ -0,0 +1,49 @@ +* CoreSight CPU Debug Component: + +CoreSight CPU debug component are compliant with the ARMv8 architecture +reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug'. The +external debug module is mainly used for two modes: self-hosted debug and +external debug, and it can be accessed from mmio region from Coresight +and eventually the debug module connects with CPU for debugging. And the +debug module provides sample-based profiling extension, which can be used +to sample CPU program counter, secure state and exception level, etc; +usually every CPU has one dedicated debug module to be connected. + +Required properties: + +- compatible : should be "arm,coresight-cpu-debug"; supplemented with + "arm,primecell" since this driver is using the AMBA bus + interface. + +- reg : physical base address and length of the register set. + +- clocks : the clock associated to this component. + +- clock-names : the name of the clock referenced by the code. Since we are + using the AMBA framework, the name of the clock providing + the interconnect should be "apb_pclk" and the clock is + mandatory. The interface between the debug logic and the + processor core is clocked by the internal CPU clock, so it + is enabled with CPU clock by default. + +- cpu : the CPU phandle the debug module is affined to. When omitted + the module is considered to belong to CPU0. + +Optional properties: + +- power-domains: a phandle to the debug power domain. We use "power-domains" + binding to turn on the debug logic if it has own dedicated + power domain and if necessary to use "cpuidle.off=1" or + "nohlt" in the kernel command line or sysfs node to + constrain idle states to ensure registers in the CPU power + domain are accessible. + +Example: + + debug@f6590000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0 0xf6590000 0 0x1000>; + clocks = <&sys_ctrl HI6220_DAPB_CLK>; + clock-names = "apb_pclk"; + cpu = <&cpu0>; + };