From patchwork Fri Aug 21 10:44:36 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hsin-Hsiung Wang X-Patchwork-Id: 253535 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.1 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH, MAILING_LIST_MULTI, MIME_BASE64_TEXT, SIGNED_OFF_BY, SPF_HELO_NONE, SPF_PASS, UNPARSEABLE_RELAY, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 773C4C433E1 for ; Fri, 21 Aug 2020 10:44:55 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 54E0920738 for ; Fri, 21 Aug 2020 10:44:55 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="tE/Sfakk" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728271AbgHUKor (ORCPT ); Fri, 21 Aug 2020 06:44:47 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:36514 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728173AbgHUKoq (ORCPT ); Fri, 21 Aug 2020 06:44:46 -0400 X-UUID: 268f0c107c5049b3a3139efa6b99b55b-20200821 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=CzHYYkmPwpQ2AhKcg65BgQbtfesFRKYUwxvX0kNJpAM=; b=tE/SfakkFr3DT9psp9GrOiUj/fdAcgK5OR/S8jbEJ6yIKIodoweDSxmB/OiXf0j313wjRyaauHQhHOVuNVEMMa6MaJetlMfvIw8zbAueXCk/EeW04SyPNaabgyZaZi2Oklnd86l7lm57zFrvz9Y/raXqiE3OaHCrLW3sdM9W/ZY=; X-UUID: 268f0c107c5049b3a3139efa6b99b55b-20200821 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 470209783; Fri, 21 Aug 2020 18:44:41 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs05n2.mediatek.inc (172.21.101.140) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 21 Aug 2020 18:44:37 +0800 Received: from mtksdaap41.mediatek.inc (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 21 Aug 2020 18:44:39 +0800 From: Hsin-Hsiung Wang To: Stephen Boyd , Rob Herring , Matthias Brugger CC: Hsin-Hsiung Wang , , , , , , Subject: [PATCH v2 1/2] dt-bindings: spmi: document binding for the Mediatek SPMI controller Date: Fri, 21 Aug 2020 18:44:36 +0800 Message-ID: <1598006677-7953-2-git-send-email-hsin-hsiung.wang@mediatek.com> X-Mailer: git-send-email 2.6.4 In-Reply-To: <1598006677-7953-1-git-send-email-hsin-hsiung.wang@mediatek.com> References: <1598006677-7953-1-git-send-email-hsin-hsiung.wang@mediatek.com> MIME-Version: 1.0 X-MTK: N Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds documentation for the SPMI controller found on Mediatek SoCs. Signed-off-by: Hsin-Hsiung Wang --- .../devicetree/bindings/spmi/spmi-mtk-pmif.txt | 33 ++++++++++++++++++++++ 1 file changed, 33 insertions(+) create mode 100644 Documentation/devicetree/bindings/spmi/spmi-mtk-pmif.txt -- 2.6.4 diff --git a/Documentation/devicetree/bindings/spmi/spmi-mtk-pmif.txt b/Documentation/devicetree/bindings/spmi/spmi-mtk-pmif.txt new file mode 100644 index 0000000..75a0eeb --- /dev/null +++ b/Documentation/devicetree/bindings/spmi/spmi-mtk-pmif.txt @@ -0,0 +1,33 @@ +Mediatek SPMI Controller + +This document describes the binding for the MediaTek SPMI controller. + +On MediaTek SoCs the PMIC is connected via SPMI and the controller allows +for multiple SoCs to control a single SPMI master. + +Required properties: +- compatible : "mediatek,mt6873-spmi". +- reg-names : must contain: + "pmif" - pmif registers + "spmimst" - spmi controller registers +- reg: Must contain an entry for each entry in reg-names. +- clock-names: Must include the following entries: + "pmif_sys_ck": pmif system clock + "pmif_tmr_ck": pmif timer clock + "spmimst_clk_mux": spmi master clk mux +- clocks: Must contain an entry for each entry in clock-names. + +Example: + + spmi: spmi@10027000 { + compatible = "mediatek,mt6873-spmi"; + reg = <0 0x10027000 0 0x000e00>, + <0 0x10029000 0 0x000100>; + reg-names = "pmif", "spmimst"; + clocks = <&infracfg CLK_INFRA_PMIC_AP>, + <&infracfg CLK_INFRA_PMIC_TMR>, + <&topckgen CLK_TOP_SPMI_MST_SEL>; + clock-names = "pmif_sys_ck", + "pmif_tmr_ck", + "spmimst_clk_mux"; + };