From patchwork Mon Mar 10 16:22:54 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 25989 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ob0-f200.google.com (mail-ob0-f200.google.com [209.85.214.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 0BE952054B for ; Mon, 10 Mar 2014 16:23:06 +0000 (UTC) Received: by mail-ob0-f200.google.com with SMTP id gq1sf28716313obb.11 for ; Mon, 10 Mar 2014 09:23:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:date:from:to:cc:subject:message-id :references:mime-version:in-reply-to:user-agent:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe :content-type:content-disposition:content-transfer-encoding; bh=znjUWfsIalNO1smhTQS1zd4603HLpCIiqA3uzU+v6Xo=; b=If/JqiTyZG+HaX+EmAfBcEyK1c4M+TFvIt4pVXbAQCG31g1W4oLYyCgXOpociarlP9 99bGbHJqxCbYSH/hmOJfMtokfzGjPEhd1j+/ZJGUZ8dxGFUBOP57nzjk2UD4BMkrU33i yPOIYiLafKlOO9Bnut3kawtG6X8Q3nhw9+0HMGEaL5oVh5C+xf0itrGwLfk54oCuYkIy ulmPmIsEMAYGe6F14C6U5T/tLajTCz3uioOOvTpoRH8v+B2MKQi/hYSLGcUd4Apz9xCr xFbOZLZuJL4h19TFfH4ZZQtC/rOE4agkOVjeLb71MjZy44Sfog/XdNR+EiB6Iy4uOPKj 7iMQ== X-Gm-Message-State: ALoCoQmZsfgk/Up6PE7u2dJdUbhrJ9nFmwnl4I2TPhpq2GUNgsCNOtdK2uJObA6FgUWlMkQ5WoJV X-Received: by 10.182.98.230 with SMTP id el6mr14589811obb.10.1394468586590; Mon, 10 Mar 2014 09:23:06 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.94.210 with SMTP id g76ls506364qge.69.gmail; Mon, 10 Mar 2014 09:23:06 -0700 (PDT) X-Received: by 10.52.166.103 with SMTP id zf7mr2505413vdb.30.1394468586468; Mon, 10 Mar 2014 09:23:06 -0700 (PDT) Received: from mail-vc0-f176.google.com (mail-vc0-f176.google.com [209.85.220.176]) by mx.google.com with ESMTPS id uh1si4860285vcb.25.2014.03.10.09.23.06 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 10 Mar 2014 09:23:06 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.176 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.176; Received: by mail-vc0-f176.google.com with SMTP id lc6so6613217vcb.7 for ; Mon, 10 Mar 2014 09:23:06 -0700 (PDT) X-Received: by 10.52.241.106 with SMTP id wh10mr23291950vdc.16.1394468586269; Mon, 10 Mar 2014 09:23:06 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.78.9 with SMTP id i9csp130593vck; Mon, 10 Mar 2014 09:23:05 -0700 (PDT) X-Received: by 10.66.153.80 with SMTP id ve16mr27784471pab.143.1394468584602; Mon, 10 Mar 2014 09:23:04 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id my2si7352575pbc.325.2014.03.10.09.23.03; Mon, 10 Mar 2014 09:23:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753632AbaCJQXC (ORCPT + 9 others); Mon, 10 Mar 2014 12:23:02 -0400 Received: from mail-bk0-f51.google.com ([209.85.214.51]:54849 "EHLO mail-bk0-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753502AbaCJQXC (ORCPT ); Mon, 10 Mar 2014 12:23:02 -0400 Received: by mail-bk0-f51.google.com with SMTP id 6so1165434bkj.24 for ; Mon, 10 Mar 2014 09:23:00 -0700 (PDT) X-Received: by 10.204.103.131 with SMTP id k3mr29943bko.81.1394468580272; Mon, 10 Mar 2014 09:23:00 -0700 (PDT) Received: from lee--X1 (host109-148-116-196.range109-148.btcentralplus.com. [109.148.116.196]) by mx.google.com with ESMTPSA id ci7sm12251661bkc.0.2014.03.10.09.22.57 for (version=TLSv1.2 cipher=RC4-SHA bits=128/128); Mon, 10 Mar 2014 09:22:59 -0700 (PDT) Date: Mon, 10 Mar 2014 16:22:54 +0000 From: Lee Jones To: mark.rutland@arm.com Cc: alexandre.torgue@st.com, devicetree@vger.kernel.org, Srinivas Kandagatla , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/4] phy: miphy365x: Add Device Tree bindings for the MiPHY365x Message-ID: <20140310162254.GG13661@lee--X1> References: <1392377036-12816-1-git-send-email-lee.jones@linaro.org> MIME-Version: 1.0 In-Reply-To: <1392377036-12816-1-git-send-email-lee.jones@linaro.org> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.176 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Content-Disposition: inline phy: miphy365x: Add Device Tree bindings for the MiPHY365x The MiPHY365x is a Generic PHY which can serve various SATA or PCIe devices. It has 2 ports which it can use for either; both SATA, both PCIe or one of each in any configuration. Cc: devicetree@vger.kernel.org Cc: Srinivas Kandagatla Signed-off-by: Lee Jones Acked-by: Mark Rutland diff --git a/Documentation/devicetree/bindings/phy/phy-miphy365x.txt b/Documentation/devicetree/bindings/phy/phy-miphy365x.txt new file mode 100644 index 0000000..15d105a --- /dev/null +++ b/Documentation/devicetree/bindings/phy/phy-miphy365x.txt @@ -0,0 +1,62 @@ +STMicroelectronics STi MIPHY365x PHY binding +============================================ + +This binding describes a miphy device that is used to control PHY hardware +for SATA and PCIe. + +Required properties: +- compatible : Should be "st,miphy365x-phy" +- #phy-cells : Should be 2 (See second example) + First cell is the port number from: + - MIPHY_PORT_0 + - MIPHY_PORT_1 + Second cell is device type from: + - MIPHY_TYPE_SATA + - MIPHY_TYPE_PCI +- reg : Address and length of register sets for each device in + "reg-names" +- reg-names : The names of the register addresses corresponding to the + registers filled in "reg", from: + - sata0: For SATA port 0 registers + - sata1: For SATA port 1 registers + - pcie0: For PCIE port 0 registers + - pcie1: For PCIE port 1 registers +- st,syscfg : Should be a phandle of the system configuration register group + which contain the SATA, PCIe mode setting bits + +Optional properties: +- st,sata-gen : Generation of locally attached SATA IP. Expected values + are {1,2,3). If not supplied generation 1 hardware will + be expected +- st,pcie-tx-pol-inv : Bool property to invert the polarity PCIe Tx (Txn/Txp) +- st,sata-tx-pol-inv : Bool property to invert the polarity SATA Tx (Txn/Txp) + +Example: + + miphy365x_phy: miphy365x@0 { + compatible = "st,miphy365x-phy"; + #phy-cells = <2>; + reg = <0xfe382000 0x100>, + <0xfe38a000 0x100>, + <0xfe394000 0x100>, + <0xfe804000 0x100>; + reg-names = "sata0", "sata1", "pcie0", "pcie1"; + st,syscfg = <&syscfg_rear>; + }; + +Specifying phy control of devices +================================= + +Device nodes should specify the configuration required in their "phys" +property, containing a phandle to the miphy device node, a port number +and a device type. + +Example: + +#include + + sata0: sata@fe380000 { + ... + phys = <&miphy365x_phy MIPHY_PORT_0 MIPHY_TYPE_SATA>; + ... + };