From patchwork Sat Feb 11 12:52:20 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 93821 Delivered-To: patch@linaro.org Received: by 10.140.20.99 with SMTP id 90csp308731qgi; Sat, 11 Feb 2017 04:53:09 -0800 (PST) X-Received: by 10.98.31.18 with SMTP id f18mr15769910pff.36.1486817589587; Sat, 11 Feb 2017 04:53:09 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f25si4453850pge.120.2017.02.11.04.53.09; Sat, 11 Feb 2017 04:53:09 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753647AbdBKMxI (ORCPT + 7 others); Sat, 11 Feb 2017 07:53:08 -0500 Received: from mail-lf0-f47.google.com ([209.85.215.47]:34863 "EHLO mail-lf0-f47.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753628AbdBKMxH (ORCPT ); Sat, 11 Feb 2017 07:53:07 -0500 Received: by mail-lf0-f47.google.com with SMTP id n124so34084912lfd.2 for ; Sat, 11 Feb 2017 04:53:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=3Cr7GZ6KmRiOYBm201ZBBVrijdWqR/qHgLoN8a82/O0=; b=KhARwFls5SUkvHU6mbeHtM5n/UKd6AY+Dr5OfXpjvdI9q32Ui/X58NP6KEmdLINS3m b/vht+5SB0QgIlQ0b+QwzTW53Dr2NEtMiR2u447cVScyuk9MLL3yvtc71Cm9O2cZTIxI qUhxSVDXuwOtob/5wT9nJGP3D+8djxHLNjRi0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=3Cr7GZ6KmRiOYBm201ZBBVrijdWqR/qHgLoN8a82/O0=; b=CHRwZHZ2shaUKSjwn/u9fPdG7oq2z6eQrPBDVSfnxu3MyK1//APo3K2EP46Q+VDhmV pq453wMYIVmLSU0E3X6l6Y4s7A0I4RJoeG1ePbOMM5Am0e7iw9lQze/2BWnUcML9d8X3 nasQlAqJ5hnRlur4SWfVQ6IgQaySQPG4wEOQiKjYk6INSFQMELv+5VJv/mRNLCqzbV9g ymugdt6d3+SWhg1WPyYvJ9pJT8M23dtR24ZI3xp+9UML0Bp9BSerpm0KK5/li1INFgfC xTz6Ipw5/h/xULlO+D4mXX6VfZMquP7U2IHfueSeCe7N8uUvKl9l6dp9t6qyhlMaVhIr X1cQ== X-Gm-Message-State: AMke39mxokw2vWxLEh/2ngyflq4oggW07z6s5LhBbfv+AqKVZ80sbVb3IINldqnI3uK/g4oU X-Received: by 10.46.77.149 with SMTP id c21mr4950856ljd.69.1486817585692; Sat, 11 Feb 2017 04:53:05 -0800 (PST) Received: from localhost.localdomain (c-357171d5.014-348-6c756e10.cust.bredbandsbolaget.se. [213.113.113.53]) by smtp.gmail.com with ESMTPSA id c65sm1276410ljd.44.2017.02.11.04.53.03 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 11 Feb 2017 04:53:04 -0800 (PST) From: Linus Walleij To: Hans Ulli Kroll , Florian Fainelli , Rob Herring , devicetree@vger.kernel.org, Bjorn Helgaas , Gavin Guo , Macpaul Lin Cc: Janos Laube , Paulius Zaleckas , openwrt-devel@openwrt.org, linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Linus Walleij , Feng-Hsin Chiang Subject: [PATCH 4/4] ARM: dts: add PCI to the Gemini device trees Date: Sat, 11 Feb 2017 13:52:20 +0100 Message-Id: <20170211125220.10273-4-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.3 In-Reply-To: <20170211125220.10273-1-linus.walleij@linaro.org> References: <20170211125220.10273-1-linus.walleij@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The Cortina Gemini has an internal PCI root bus, add this to the device tree, and add interrupt mapping (swizzling) to the relevant systems device trees. Cc: Janos Laube Cc: Paulius Zaleckas Cc: Hans Ulli Kroll Cc: Florian Fainelli Cc: Gavin Guo Cc: Macpaul Lin Cc: Feng-Hsin Chiang Signed-off-by: Linus Walleij --- ChangeLog v1->v2: - Change bus-range to <0x00 0xff> - Drop the three extra IRQs that are unused - Implement the right interrupt mapping/swizzling - Push the interrupt mapping down to each affected system, only SQ201 for now. PCI maintainers: this is FYI only, I will funnel this to the ARM SoC tree once we are done with the PCI driver. --- arch/arm/boot/dts/gemini-sq201.dts | 22 ++++++++++++++++++++++ arch/arm/boot/dts/gemini.dtsi | 32 ++++++++++++++++++++++++++++++++ 2 files changed, 54 insertions(+) -- 2.9.3 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/gemini-sq201.dts b/arch/arm/boot/dts/gemini-sq201.dts index dae2a70d8fbc..46309e79cc7b 100644 --- a/arch/arm/boot/dts/gemini-sq201.dts +++ b/arch/arm/boot/dts/gemini-sq201.dts @@ -92,5 +92,27 @@ read-only; }; }; + + pci@50000000 { + status = "okay"; + interrupt-map-mask = <0xf800 0 0 7>; + interrupt-map = + <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */ + <0x4800 0 0 2 &pci_intc 1>, + <0x4800 0 0 3 &pci_intc 2>, + <0x4800 0 0 4 &pci_intc 3>, + <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */ + <0x5000 0 0 2 &pci_intc 2>, + <0x5000 0 0 3 &pci_intc 3>, + <0x5000 0 0 4 &pci_intc 0>, + <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */ + <0x5800 0 0 2 &pci_intc 3>, + <0x5800 0 0 3 &pci_intc 0>, + <0x5800 0 0 4 &pci_intc 1>, + <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */ + <0x6000 0 0 2 &pci_intc 0>, + <0x6000 0 0 3 &pci_intc 1>, + <0x6000 0 0 4 &pci_intc 2>; + }; }; }; diff --git a/arch/arm/boot/dts/gemini.dtsi b/arch/arm/boot/dts/gemini.dtsi index ed2314a3a804..2eddc698795e 100644 --- a/arch/arm/boot/dts/gemini.dtsi +++ b/arch/arm/boot/dts/gemini.dtsi @@ -104,5 +104,37 @@ interrupt-controller; #interrupt-cells = <2>; }; + + pci@50000000 { + compatible = "faraday,pci"; + /* + * The first 256 bytes in the IO range is actually used + * to configure the host bridge. + */ + reg = <0x50000000 0x100>; + #address-cells = <3>; + #size-cells = <2>; + #interrupt-cells = <1>; + status = "disabled"; + + bus-range = <0x00 0xff>; + /* PCI ranges mappings */ + ranges = /* 1MiB I/O space 0x50000000-0x500fffff */ + <0x01000000 0 0 0x50000000 0 0x00100000>, + /* 128MiB non-prefetchable memory 0x58000000-0x5fffffff */ + <0x02000000 0 0x58000000 0x58000000 0 0x08000000>; + + /* + * This PCI host bridge variant has a cascaded interrupt + * controller embedded in the host bridge. + */ + pci_intc: interrupt-controller { + interrupt-parent = <&intcon>; + interrupts = <8 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #address-cells = <0>; + #interrupt-cells = <1>; + }; + }; }; };