From patchwork Sat May 6 12:10:51 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 98752 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp549545qge; Sat, 6 May 2017 05:11:20 -0700 (PDT) X-Received: by 10.98.80.69 with SMTP id e66mr23090183pfb.250.1494072680124; Sat, 06 May 2017 05:11:20 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s26si6250873pfd.9.2017.05.06.05.11.19; Sat, 06 May 2017 05:11:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751082AbdEFMLR (ORCPT + 7 others); Sat, 6 May 2017 08:11:17 -0400 Received: from mail-lf0-f44.google.com ([209.85.215.44]:33630 "EHLO mail-lf0-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750947AbdEFMLQ (ORCPT ); Sat, 6 May 2017 08:11:16 -0400 Received: by mail-lf0-f44.google.com with SMTP id r17so14976052lfg.0 for ; Sat, 06 May 2017 05:11:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=+GtjryB8JRWPlSjmkpuZdYF3raAZtEUBLLzNQ74QK98=; b=A15IHTe2lkCRFkJuniB6MuG5wl9jOCM9ThhG7qPqk/s/r9lqI5mc3LUjuKYQm2p2/V YRFFJWiAfysxSDspA10NE+9KhDiETBjH+ObYwk5clJrnMvqgGqzODxVDCyUCb8hCbTG1 HAG3oIS5BZMtb+njEemJyL3n/Bvzw0ReZoaKA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=+GtjryB8JRWPlSjmkpuZdYF3raAZtEUBLLzNQ74QK98=; b=aX2WOFBy+pvjd2SBV4sSJz2qww0ZCNK5kyvcfBJ509VxyX8AXEcdq6CtApzO/KSJ/0 VmjZkdrzVS/RJXe2tFe0EWDS0B6XGtXm0ZTHBiSFC/j/toWfqEk/J16vRR2ZF2nWUOQw P7LmmwSSVjz4Iq7+uzXDzc+yFD8fnwkcKPhucs7y+hWf4YGeAgltIYtkPlWIq4hw632n IbYXgS9d78sb7txl2oBfqui3sSYRVGgH7b7ZPg7P+PEgSBFQCGnDMnYWYMhj0blY1VB2 Xf4EwvLDrdEWHGyU3JXHC2XOE0dYD7FWOGXZ9jUSIC2ZAXGisBhM1ymfjlL72bvlg19P Z9gw== X-Gm-Message-State: AODbwcDBiK7iX8d8+9S7Ox6urT02tjCPgPprv/hP1BXoppkZK1G/Uv9k /gP770gl+9qLJy/+ X-Received: by 10.46.80.24 with SMTP id e24mr220760ljb.94.1494072675134; Sat, 06 May 2017 05:11:15 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-777271d5.014-348-6c756e10.cust.bredbandsbolaget.se. [213.113.114.119]) by smtp.gmail.com with ESMTPSA id h192sm1571609lfg.56.2017.05.06.05.11.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 06 May 2017 05:11:13 -0700 (PDT) From: Linus Walleij To: Tejun Heo , Bartlomiej Zolnierkiewicz , linux-ide@vger.kernel.org Cc: Janos Laube , Paulius Zaleckas , openwrt-devel@openwrt.org, linux-arm-kernel@lists.infradead.org, Hans Ulli Kroll , Florian Fainelli , Linus Walleij , devicetree@vger.kernel.org, John Feng-Hsin Chiang , Greentime Hu Subject: [PATCH 2/4] ata: Add DT bindings for the Gemini SATA bridge Date: Sat, 6 May 2017 14:10:51 +0200 Message-Id: <20170506121053.11554-2-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.3 In-Reply-To: <20170506121053.11554-1-linus.walleij@linaro.org> References: <20170506121053.11554-1-linus.walleij@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings for the Cortina Systems Gemini PATA to SATA bridge. Cc: devicetree@vger.kernel.org Cc: John Feng-Hsin Chiang Cc: Greentime Hu Signed-off-by: Linus Walleij --- .../bindings/ata/cortina,gemini-sata-bridge.txt | 55 ++++++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/ata/cortina,gemini-sata-bridge.txt -- 2.9.3 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Acked-by: Rob Herring diff --git a/Documentation/devicetree/bindings/ata/cortina,gemini-sata-bridge.txt b/Documentation/devicetree/bindings/ata/cortina,gemini-sata-bridge.txt new file mode 100644 index 000000000000..9fe92818b2fb --- /dev/null +++ b/Documentation/devicetree/bindings/ata/cortina,gemini-sata-bridge.txt @@ -0,0 +1,55 @@ +* Cortina Systems Gemini SATA Bridge + +The Gemini SATA bridge in a SoC-internal PATA to SATA bridge that +takes two Faraday Technology FTIDE010 PATA controllers and bridges +them in different configurations to two SATA ports. + +Required properties: +- compatible: should be + "cortina,gemini-sata-bridge" +- reg: registers and size for the block +- resets: phandles to the reset lines for both SATA bridges +- reset-names: must be "sata0", "sata1" +- clocks: phandles to the compulsory peripheral clocks +- clock-names: must be "SATA0_PCLK", "SATA1_PCLK" +- syscon: a phandle to the global Gemini system controller +- cortina,gemini-ata-muxmode: tell the desired multiplexing mode for + the ATA controller and SATA bridges. Values 0..3: + Mode 0: ata0 master <-> sata0 + ata1 master <-> sata1 + ata0 slave interface brought out on IDE pads + Mode 1: ata0 master <-> sata0 + ata1 master <-> sata1 + ata1 slave interface brought out on IDE pads + Mode 2: ata1 master <-> sata1 + ata1 slave <-> sata0 + ata0 master and slave interfaces brought out + on IDE pads + Mode 3: ata0 master <-> sata0 + ata1 slave <-> sata1 + ata1 master and slave interfaces brought out + on IDE pads + +Optional boolean properties: +- cortina,gemini-enable-ide-pins: enables the PATA to IDE connection. + The muxmode setting decides whether ATA0 or ATA1 is brought out, + and whether master, slave or both interfaces get brought out. +- cortina,gemini-enable-sata-bridge: enables the PATA to SATA bridge + inside the Gemnini SoC. The Muxmode decides what PATA blocks will + be muxed out and how. + +Example: + +sata: sata@46000000 { + compatible = "cortina,gemini-sata-bridge"; + reg = <0x46000000 0x100>; + resets = <&rcon 26>, <&rcon 27>; + reset-names = "sata0", "sata1"; + clocks = <&gcc GEMINI_CLK_GATE_SATA0>, + <&gcc GEMINI_CLK_GATE_SATA1>; + clock-names = "SATA0_PCLK", "SATA1_PCLK"; + syscon = <&syscon>; + cortina,gemini-ata-muxmode = <3>; + cortina,gemini-enable-ide-pins; + cortina,gemini-enable-sata-bridge; +};