From patchwork Tue May 30 11:33:59 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 100704 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp165362qge; Tue, 30 May 2017 04:34:20 -0700 (PDT) X-Received: by 10.84.236.72 with SMTP id h8mr82581039pln.187.1496144060768; Tue, 30 May 2017 04:34:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1496144060; cv=none; d=google.com; s=arc-20160816; b=ag6R+Ia28L4ZoWClZALvDbuHyxBEf+uN5ci32qLmUa6Q7f12SW22KDE/cL1pCynDXn XXV9gj17izOWpb/NTc+bCwR+arSc3E35q/L1veZK8Pe+jlnoXUdNePwN3LBDs5sGngAK MqX0jhv9h/Ae9JirqAwIP6lDfTQNK3mecKnYPpyLMjN3KCqwEj5GdNyFLcDUNCbBGUdT gGDa7H12swPNr8xzjn6VQcNwHuMPqEOJmtrVDXI0rb/qJwHpWYuMU9guvfDX5/U/QeP6 Zttk80n98yTb30mQi9YORNLsBNeluLsS/eh3eH36fuC/onby0RwiL8RvyKp2wATof2lf MC6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=xUs+WDWuQQagSCHPx6+7tWH6Tnpvyqk4CFUl6Ctq4Ts=; b=pBhgOZhmg6mE1y1Tymwpg2WfU9dgu5W6ml/ZcZfrSj45WWqAUEdkLPADvwNuJiO35o HbCImFiIHqBuuzu2SJGpgC+/S6L0z2lI0SqOTBnGxxCgjmOoMaFQPjPkVBw6tEO21Lke bTplJWnnT4kqBHRSpzf2q2Q1wIxwGQ/6joTXRemdj7RPjh0tfKrem+b232+6L2wal2XV JlaWF/xw7tgLotX22AX8kMe6CMK3ICcU5iuziNeAiTx57Q5B9LJCjC8cq3JcKF/YRSgk +UpWdQDbBA582QAgG0HezH6BTJO79gY+XnAFnhKqcxOJMdoW/25Tu4JCYEogdFiHvGqd g/nA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g5si13842398pgr.92.2017.05.30.04.34.20; Tue, 30 May 2017 04:34:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751338AbdE3LeO (ORCPT + 7 others); Tue, 30 May 2017 07:34:14 -0400 Received: from mail-lf0-f41.google.com ([209.85.215.41]:35564 "EHLO mail-lf0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750998AbdE3LeL (ORCPT ); Tue, 30 May 2017 07:34:11 -0400 Received: by mail-lf0-f41.google.com with SMTP id a5so47473333lfh.2 for ; Tue, 30 May 2017 04:34:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=CFA/8n3IDiyRdALLvn3H6ioogkkPUogf/UxvaE0gGKk=; b=SisgT/Am2gtaKlRikSOIQrKyfICiRWKrVpXFDLy27BVUrbPtPgBQnb+qfcVsbozBWY cREU0fUdjgL5RJ5yHzhfI8tBaMq8P6drYD79pRJZt25SvJyB38TuB21tSrF+zZLFpXcD dGUu79nchY0EVEo6TsdK3tMrLHiZFjF4/kKDI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=CFA/8n3IDiyRdALLvn3H6ioogkkPUogf/UxvaE0gGKk=; b=U2XGU7KZ3XKC3RqRc1Hh5SQIyz8vOHdTzDaPaE2kTTiG+5wAt+cCzVDVt3/scdpkYp gHjziRz26Qjotl6C2xjs2UeIVJLHgbYs09SIIh9DMJAE8DlyyX/iLrVYEOrt7U+RYrza VvOY26IOPp3CpVJMsVqQl1PmCUMPsK4H9R1gJQlRArjF10QZMorhVy5Uk01bysxKtNT5 ynQjctcF8dMNRrbuyhMYZx+yjd7kZl9+Fv9HrrHvdugGYimM2KZKSk4sR0obi+DJ7A9D JMuGLTPd56lC/EqN2DjqThYMho4KLOeOawj5GU6/Y0G7Tr3v1NR/e8E7LRytmgCnr3bx yBrQ== X-Gm-Message-State: AODbwcCmDFzp50BwmlAE8gYxucTLYNwodZYFCyKyOH2PRsRkgHDxKFYd mIJVtB2RWfs88aIJ X-Received: by 10.46.7.10 with SMTP id 10mr6226672ljh.113.1496144050129; Tue, 30 May 2017 04:34:10 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-9d7e71d5.014-348-6c756e10.cust.bredbandsbolaget.se. [213.113.126.157]) by smtp.gmail.com with ESMTPSA id s18sm2588848ljd.3.2017.05.30.04.34.07 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 30 May 2017 04:34:08 -0700 (PDT) From: Linus Walleij To: Tejun Heo , Bartlomiej Zolnierkiewicz , linux-ide@vger.kernel.org Cc: Janos Laube , Paulius Zaleckas , linux-arm-kernel@lists.infradead.org, Hans Ulli Kroll , Florian Fainelli , Linus Walleij , devicetree@vger.kernel.org, John Feng-Hsin Chiang , Greentime Hu Subject: [PATCH 1/4 v3] ata: Add DT bindings for Faraday Technology FTIDE010 Date: Tue, 30 May 2017 13:33:59 +0200 Message-Id: <20170530113402.20450-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings for the Faraday Technology FTIDE010 found in the Storlink/Storm/Cortina Systems Gemini SoC. I am not 100% sure that this part is from Faraday Technology but a lot points in that direction: - A later IDE interface called FTIDE020 exist and share some properties. - The SATA bridge has the same Built In Self Test (BIST) that the Faraday FTSATA100 seems to have, and it has version number 0100 in the device ID register, so this is very likely a FTSATA100 bundled with the FTIDE010. Cc: devicetree@vger.kernel.org Cc: John Feng-Hsin Chiang Cc: Greentime Hu Acked-by: Hans Ulli Kroll Acked-by: Rob Herring Signed-off-by: Linus Walleij --- ChangeLog v2->v3: - No changes, just resending to keep the patch set together. ChangeLog v1->v2: - Cut the timings defintions from the device tree. Hard-code it in the driver instead, keeping the nice layout and configurability by making it easy to tweak the timings in the code. - Fix up some confused references to 50 MHz in 66 MHz properties. --- .../devicetree/bindings/ata/faraday,ftide010.txt | 38 ++++++++++++++++++++++ 1 file changed, 38 insertions(+) create mode 100644 Documentation/devicetree/bindings/ata/faraday,ftide010.txt -- 2.9.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/ata/faraday,ftide010.txt b/Documentation/devicetree/bindings/ata/faraday,ftide010.txt new file mode 100644 index 000000000000..a0c64a29104d --- /dev/null +++ b/Documentation/devicetree/bindings/ata/faraday,ftide010.txt @@ -0,0 +1,38 @@ +* Faraday Technology FTIDE010 PATA controller + +This controller is the first Faraday IDE interface block, used in the +StorLink SL2312 and SL3516, later known as the Cortina Systems Gemini +platform. The controller can do PIO modes 0 through 4, Multi-word DMA +(MWDM)modes 0 through 2 and Ultra DMA modes 0 through 6. + +On the Gemini platform, this PATA block is accompanied by a PATA to +SATA bridge in order to support SATA. This is why a phandle to that +controller is compulsory on that platform. + +The timing properties are unique per-SoC, not per-board. + +Required properties: +- compatible: should be one of + "cortina,gemini-pata", "faraday,ftide010" + "faraday,ftide010" +- interrupts: interrupt for the block +- reg: registers and size for the block + +Optional properties: +- clocks: a SoC clock running the peripheral. +- clock-names: should be set to "PCLK" for the peripheral clock. + +Required properties for "cortina,gemini-pata" compatible: +- sata: a phande to the Gemini PATA to SATA bridge, see + cortina,gemini-sata-bridge.txt for details. + +Example: + +ata@63000000 { + compatible = "cortina,gemini-pata", "faraday,ftide010"; + reg = <0x63000000 0x100>; + interrupts = <4 IRQ_TYPE_EDGE_RISING>; + clocks = <&gcc GEMINI_CLK_GATE_IDE>; + clock-names = "PCLK"; + sata = <&sata>; +};