From patchwork Mon Apr 8 06:28:10 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 161923 Delivered-To: patch@linaro.org Received: by 2002:a02:c6d8:0:0:0:0:0 with SMTP id r24csp3328440jan; Sun, 7 Apr 2019 23:29:00 -0700 (PDT) X-Google-Smtp-Source: APXvYqxmRfIqzlzwInkre4o+VX2M5gHjOy0RSDHMVAw8SvZKHFRs6b0d9izQHb31EmAz104joGR7 X-Received: by 2002:a17:902:2a03:: with SMTP id i3mr28620138plb.229.1554704940117; Sun, 07 Apr 2019 23:29:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554704940; cv=none; d=google.com; s=arc-20160816; b=HniuehFX1b64CVL4Xwql8Mzo8moFx+oVxswcETIsvMowbv5bO45o4S01//kxoIOG1c s8zFvYkbp3KoY3LuYytlCarXRv1jZZ8PPJnR2ZU8yPjgNzJHa5bwoBUj/8Q2D3MiSrJ3 yUUvcjQAqiUyDmjXOdd6sGa3WVear3e3NluBEafaXP8zfFONgqxUmsW+1TTmupeaN4CZ 983uwONCybgbGn2I9yWcYGqaR6R1ZORzslcPLnxLqYX5Qv1Tm6cgtmidjGx2QT/1XGDm Rt7Ll0WQ42p8LK2z4mXIYlq9aKfoIG7zkklxV3kh/4v7xo/DiEgsnvG1YuS4DxAD5K9g CI0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=NYigTaujOe0BCv0vqFS33I4ptD2KuX28/LmdVWdGTgY=; b=qTWgDNFqJbqPbJ+isncDurlyops5RbVLSrHCZQlwti68OsnsJrm24iSmqejyOZ0pYJ GPdpouPZ09H2rZ7wMmjmwhzkFZUmh0oltFo+SV3Gmi6kNcbPTbVfZmbX7475X1aP4QD7 S5r00tTgmG84521hBQHvbuaXo4U7B/2Q5enMxK7UapbnCLwzflEyIIAMJvZCueU5qmD9 pryP/hec2cLMzhCsiKuZXPg+EdFGyytL5nAWSTuJhErxU79eJeD4Q6pKKRdWIUipbmWX YRcSF2Uc8klqVFvWOvz+4FhkOYOeCSA2DLFvnbGf8AOpTWDyN2H7UlJbHfY3m/XerJiZ 9L/w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rWIYGRsw; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h189si11117575pfc.283.2019.04.07.23.28.58; Sun, 07 Apr 2019 23:29:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rWIYGRsw; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726220AbfDHG26 (ORCPT + 7 others); Mon, 8 Apr 2019 02:28:58 -0400 Received: from mail-lj1-f193.google.com ([209.85.208.193]:45998 "EHLO mail-lj1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726201AbfDHG25 (ORCPT ); Mon, 8 Apr 2019 02:28:57 -0400 Received: by mail-lj1-f193.google.com with SMTP id y6so10074896ljd.12 for ; Sun, 07 Apr 2019 23:28:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=NYigTaujOe0BCv0vqFS33I4ptD2KuX28/LmdVWdGTgY=; b=rWIYGRswnax+n2GfdEW6ttRPqHo8RTaSSjRiwh9h7261vxKoi+i7koVBfWoSu3j3ZT W6qDjmFNVli7p8qchIffQmMf70sfe/6Wf6RDI+r4hD0ofmqdT2TLKeBcFI8NE/4y/UBx ssTWJxe+Pg4Jnshd0g2lSXnsKq+M66GY/Obm6P15NFeFmmbH94CbxhBxlcLO9J3CHjN+ NN5uYc1TwUs5e4/lW+3QdouiZHNZZ5cuCISRq/XTftZSN0beA+k+u2PudctZ84d9xoei pzKqb70UvADTVi/EyBqpdirsZ7aE35nh25UTnunVVmmBrYa8z3Pa0nz8uPSd8LgoFC2M KJYg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=NYigTaujOe0BCv0vqFS33I4ptD2KuX28/LmdVWdGTgY=; b=nvut6KlRI8rB3MiNkvsmyMKsLWj/4d2DMAKv5lnhdRQX97/YY6/oYmNR4kUjibVxfq ghwfaCvuXEp2KpSk0cHITddZtv30UNISKYHwtRer3BfCUYhmae7IhLA/tMCJldn+4dDB 3MxVNHcWj4FUb15WkZRKc+45R2hKZnaKPJrk+WIsSnisAvgExc7tJ7lXoM66RyrohBVR +gJZmCL26O7sjCpriJIAKOaInhN/UTZIRAKpjvlgnCUqdOC/p0PBZOJ0iol0k8/ei/yU KoBCAAnvoKMHqCzC4VT740phTQFLdmouZRZ6J9CaJ15GXAfP68H8VBY8oCls75kEuw/e lQag== X-Gm-Message-State: APjAAAWq8m3nWoUSFgdRzTTmrU/aWDbRQ7oapApLRZVBRHL4LR7HNxc3 gc8y/TZD7srRMNKCCgJr07e+6Q== X-Received: by 2002:a2e:91d2:: with SMTP id u18mr6458552ljg.161.1554704935614; Sun, 07 Apr 2019 23:28:55 -0700 (PDT) Received: from localhost.bredbandsbolaget (c-ae7b71d5.014-348-6c756e10.bbcust.telenor.se. [213.113.123.174]) by smtp.gmail.com with ESMTPSA id v11sm5884443lfb.68.2019.04.07.23.28.54 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sun, 07 Apr 2019 23:28:54 -0700 (PDT) From: Linus Walleij To: linux-arm-kernel@lists.infradead.org, Imre Kaloz , Krzysztof Halasa Cc: Linus Walleij , Marc Zyngier , Jason Cooper , Thomas Gleixner , devicetree@vger.kernel.org, Rob Herring Subject: [PATCH 10/31 v3] irqchip: ixp4xx: Add DT bindings Date: Mon, 8 Apr 2019 08:28:10 +0200 Message-Id: <20190408062831.16422-11-linus.walleij@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190408062831.16422-1-linus.walleij@linaro.org> References: <20190408062831.16422-1-linus.walleij@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings for the IXP4xx interrupt controller. It's a standard 2-cell controller. Cc: Marc Zyngier Cc: Jason Cooper Cc: Thomas Gleixner Cc: devicetree@vger.kernel.org Reviewed-by: Rob Herring Signed-off-by: Linus Walleij --- ChangeLog v2->v3: - Dropped oneOf on compatible - Dropped description on reg, set maxItems 1 - Drop the description on interrupt-cells - Collect Rob's review tag ChangeLog v1->v2: - Converted to use JSON yaml schema, why not. - Not keeping Rob's ACK because I think he wants to take a second look. --- .../intel,ixp4xx-interrupt.yaml | 54 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml -- 2.20.1 diff --git a/Documentation/devicetree/bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml b/Documentation/devicetree/bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml new file mode 100644 index 000000000000..bae10e261fa9 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright 2018 Linaro Ltd. +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/interrupt/intel-ixp4xx-interrupt.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Intel IXP4xx XScale Networking Processors Interrupt Controller + +maintainers: + - Linus Walleij + +description: | + This interrupt controller is found in the Intel IXP4xx processors. + Some processors have 32 interrupts, some have up to 64 interrupts. + The exact number of interrupts is determined from the compatible + string. + + The distinct IXP4xx families with different interrupt controller + variations are IXP42x, IXP43x, IXP45x and IXP46x. Those four + families were the only ones to reach the developer and consumer + market. + +properties: + compatible: + items: + - enum: + - intel,ixp42x-interrupt + - intel,ixp43x-interrupt + - intel,ixp45x-interrupt + - intel,ixp46x-interrupt + + reg: + maxItems: 1 + + interrupt-controller: true + + '#interrupt-cells': + const: 2 + +required: + - compatible + - reg + - interrupt-controller + - '#interrupt-cells' + +examples: + - | + intcon: interrupt-controller@c8003000 { + compatible = "intel,ixp43x-interrupt"; + reg = <0xc8003000 0x100>; + interrupt-controller; + #interrupt-cells = <2>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index bc918f318797..ad05704fbd68 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1690,6 +1690,7 @@ M: Imre Kaloz M: Krzysztof Halasa L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained +F: Documentation/devicetree/bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml F: arch/arm/mach-ixp4xx/ F: drivers/clocksource/timer-ixp4xx.c F: drivers/gpio/gpio-ixp4xx.c