From patchwork Wed Aug 21 05:55:28 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joel Stanley X-Patchwork-Id: 171918 Delivered-To: patch@linaro.org Received: by 2002:a92:d204:0:0:0:0:0 with SMTP id y4csp521304ily; Tue, 20 Aug 2019 22:56:15 -0700 (PDT) X-Google-Smtp-Source: APXvYqwJWBa4IqiFxh0uB8VLYephBhmVrAPVq+0arLuVTu4gtG6rYTV95BICbfskj2j7Gz4YsJcV X-Received: by 2002:a63:204b:: with SMTP id r11mr27801322pgm.121.1566366975610; Tue, 20 Aug 2019 22:56:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1566366975; cv=none; d=google.com; s=arc-20160816; b=gceJ/k/Bc30w/gBVzslYbbixH98TpEI9VEFwLd2Gg0joL3kxNaDAt3obqT4dGNCc7Y LytDocLcqTv7D2xpsLFkJcVWlc337AwRajCeN3F/ZvhDerwxDn1x4MrwLYpKwIY0I4C+ lC6PaVTyEO0qQKzqR2e0NTusqvj/SZIjFFf729blAtl+xvHFXmNmbACeetNLG8W8qkkN 8KMtSa6lRh7ziitMVKodSg4KdlXV22L5T3k2IESVh3DLgBnQyaEdNmTj6xJtRQPumvle wSMEWgAq1fNFOzcYavSvG29Tk1aeiQEcR7SybsZCiwp9mANRbfDNHzPJf81ZSDi3jXYC AYQw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=kBuMdl3ouzT5F6CQ56x8UxMBUnjULwPlonuZLKRPfuA=; b=QgANTUrcz4TPpScGygKg3psGPa8SASrMmrI8bT8AJcABwadCzNeK+YS2IVzYldQ69x cbHr8n/YbZ0Fk1l3dRMjgEEiKQLtcJdsHSq7NNYWjSDQ11yf597oss5e+s7+e0CEQ8u7 YrnZoPKqm1zacQu941+HsgEH2sdoFmSP0lb/ShqW0Y4o5vfzehcNuzOgQDgq3+Ec+gog 6q7C30f9UIMnH2eJcS5UsMFLvxGtHm1kFcVLn9XBFHSmebguSBOsZg0HSwZarx2VyT7Y fhK/X5HkCkPCRRfo/AA9yk55ynDYYYJeA/0Dz8Sd0uyrbuZaAi6x/m3SmSsspyDsc9K9 zDuw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=L8CgZh8S; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v63si13408321pgd.111.2019.08.20.22.56.15; Tue, 20 Aug 2019 22:56:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=L8CgZh8S; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727678AbfHUF4P (ORCPT + 8 others); Wed, 21 Aug 2019 01:56:15 -0400 Received: from mail-pl1-f193.google.com ([209.85.214.193]:40627 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725385AbfHUF4O (ORCPT ); Wed, 21 Aug 2019 01:56:14 -0400 Received: by mail-pl1-f193.google.com with SMTP id h3so719051pls.7 for ; Tue, 20 Aug 2019 22:56:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=kBuMdl3ouzT5F6CQ56x8UxMBUnjULwPlonuZLKRPfuA=; b=L8CgZh8S7a8Bmk+crzkNrRbob8X/xUp3A440SkxVzNrVA4E9P3fToLi4QSqfB9Ypc8 rFf/IwcUWpGAHlnviG8HsEfBFBmmB54eFyrYZ1ce0s/XbBT1YbCEBv9oqxbs63070HmP 2wfOAQpcIiEQfaeWLj9LbLK/iHRGbipWEvfOP3sJ7fJ29c9keQl1kiwioaoOV4x4WwkV tbxVkY3pKcR9m4tiTH/zgY70f4WDaoHhI2giPk1y2OAM2w9ro5Z92K7ezi3f/yE34EK1 q9txJKFtKu1l7nPU4x9uOeZpZIxeYtcM6EdFKqB20+g06z3M3XOqAjVzorTzFdoFsjaR HjLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=kBuMdl3ouzT5F6CQ56x8UxMBUnjULwPlonuZLKRPfuA=; b=ag6KqAfzjWJ7/sUpS93DbYaW94frB2gPN8tYU8MQMIdlqdvIZbp8UF9DgcgvYXNBXn pNXnxiQ/GVBDAMcLRBvKQSQfMW4iZuZK2fLuiSHhOR4MbZuNl+5I7cJYITdnHueDmd1q RH9E52KriVcXHhlaV67jeGFbmehX2y2IArgS/RSpVV6Bjzee54iyN6SjWJsRvsBkGe2L 0xQN7PSl8CVCOulfWRwOGBMRGtztBlTDDy7Lpk/fbbqZE+PqSvAinaIyoQq/E5B0W6MK +2FpvyJmn6KXJfC8nLuTlF05gDQF+nAIK3qCDaeIn5iVOFFB4i0jE34Zqy48wK6Wyqo5 r3fQ== X-Gm-Message-State: APjAAAVmvDNRPiIHyLhkrwKfQpUBhHpURn/wOzS3XSBkUOB15z6VGg2X ukLW74ekz6pAsL9DcqRZLv8= X-Received: by 2002:a17:902:4201:: with SMTP id g1mr32294164pld.300.1566366973859; Tue, 20 Aug 2019 22:56:13 -0700 (PDT) Received: from voyager.ibm.com ([36.255.48.244]) by smtp.gmail.com with ESMTPSA id m9sm26568254pfh.84.2019.08.20.22.56.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Aug 2019 22:56:13 -0700 (PDT) From: Joel Stanley To: Rob Herring , Arnd Bergmann , Olof Johansson Cc: Ryan Chen , =?utf-8?q?C=C3=A9dric_Le_Goater?= , Mark Rutland , Andrew Jeffery , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org Subject: [PATCH 5/7] ARM: dts: aspeed: Add AST2600 and EVB Date: Wed, 21 Aug 2019 15:25:28 +0930 Message-Id: <20190821055530.8720-6-joel@jms.id.au> X-Mailer: git-send-email 2.23.0.rc1 In-Reply-To: <20190821055530.8720-1-joel@jms.id.au> References: <20190821055530.8720-1-joel@jms.id.au> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The AST2600 is a new SoC by ASPEED. It contains a dual core Cortex A7 CPU and shares many periperhals with the existing AST2400 and AST2500. Signed-off-by: Joel Stanley --- arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/aspeed-ast2600-evb.dts | 44 ++++ arch/arm/boot/dts/aspeed-g6.dtsi | 266 +++++++++++++++++++++++ 3 files changed, 311 insertions(+) create mode 100644 arch/arm/boot/dts/aspeed-ast2600-evb.dts create mode 100644 arch/arm/boot/dts/aspeed-g6.dtsi -- 2.23.0.rc1 Reviewed-by: Andrew Jeffery diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 247e556de48e..2d8d29e5686d 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -1276,6 +1276,7 @@ dtb-$(CONFIG_ARCH_MILBEAUT) += milbeaut-m10v-evb.dtb dtb-$(CONFIG_ARCH_ZX) += zx296702-ad1.dtb dtb-$(CONFIG_ARCH_ASPEED) += \ aspeed-ast2500-evb.dtb \ + aspeed-ast2600-evb.dtb \ aspeed-bmc-arm-centriq2400-rep.dtb \ aspeed-bmc-arm-stardragon4800-rep2.dtb \ aspeed-bmc-facebook-cmm.dtb \ diff --git a/arch/arm/boot/dts/aspeed-ast2600-evb.dts b/arch/arm/boot/dts/aspeed-ast2600-evb.dts new file mode 100644 index 000000000000..7f2528e084b5 --- /dev/null +++ b/arch/arm/boot/dts/aspeed-ast2600-evb.dts @@ -0,0 +1,44 @@ +// SPDX-License-Identifier: GPL-2.0+ +// Copyright 2019 IBM Corp. + +/dts-v1/; + +#include "aspeed-g6.dtsi" + +/ { + model = "AST2600 EVB"; + compatible = "aspeed,ast2600"; + + aliases { + serial4 = &uart5; + }; + + chosen { + bootargs = "console=ttyS4,115200n8"; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x80000000 0x80000000>; + }; +}; + +&mdio1 { + status = "okay"; + + ethphy1: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + }; +}; + +&mac1 { + status = "okay"; + + phy-mode = "rgmii"; + phy-handle = <ðphy1>; +}; + +&emmc { + status = "okay"; +}; diff --git a/arch/arm/boot/dts/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed-g6.dtsi new file mode 100644 index 000000000000..9f9931541060 --- /dev/null +++ b/arch/arm/boot/dts/aspeed-g6.dtsi @@ -0,0 +1,266 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +// Copyright 2019 IBM Corp. + +#include +#include + +/ { + model = "Aspeed BMC"; + compatible = "aspeed,ast2600"; + #address-cells = <1>; + #size-cells = <1>; + interrupt-parent = <&gic>; + + aliases { + serial4 = &uart5; + }; + + + cpus { + #address-cells = <1>; + #size-cells = <0>; + enable-method = "aspeed,ast2600-smp"; + + cpu@f00 { + compatible = "arm,cortex-a7"; + device_type = "cpu"; + reg = <0xf00>; + }; + + cpu@f01 { + compatible = "arm,cortex-a7"; + device_type = "cpu"; + reg = <0xf01>; + }; + }; + + timer { + compatible = "arm,armv7-timer"; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + clocks = <&syscon ASPEED_CLK_HPLL>; + arm,cpu-registers-not-fw-configured; + }; + + ahb { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + device_type = "soc"; + ranges; + + gic: interrupt-controller@40461000 { + compatible = "arm,cortex-a7-gic"; + interrupts = ; + #interrupt-cells = <3>; + interrupt-controller; + interrupt-parent = <&gic>; + reg = <0x40461000 0x1000>, + <0x40462000 0x1000>, + <0x40464000 0x2000>, + <0x40466000 0x2000>; + }; + + mdio0: mdio@1e650000 { + compatible = "aspeed,ast2600-mdio"; + reg = <0x1e650000 0x8>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + mdio1: mdio@1e650008 { + compatible = "aspeed,ast2600-mdio"; + reg = <0x1e650008 0x8>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + mdio2: mdio@1e650010 { + compatible = "aspeed,ast2600-mdio"; + reg = <0x1e650010 0x8>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + mdio3: mdio@1e650018 { + compatible = "aspeed,ast2600-mdio"; + reg = <0x1e650018 0x8>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + mac0: ftgmac@1e660000 { + compatible = "aspeed,ast2600-mac", "faraday,ftgmac100"; + reg = <0x1e660000 0x180>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>; + status = "disabled"; + }; + + mac1: ftgmac@1e680000 { + compatible = "aspeed,ast2600-mac", "faraday,ftgmac100"; + reg = <0x1e680000 0x180>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>; + status = "disabled"; + }; + + mac2: ftgmac@1e670000 { + compatible = "aspeed,ast2600-mac", "faraday,ftgmac100"; + reg = <0x1e670000 0x180>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + clocks = <&syscon ASPEED_CLK_GATE_MAC3CLK>; + status = "disabled"; + }; + + mac3: ftgmac@1e690000 { + compatible = "aspeed,ast2600-mac", "faraday,ftgmac100"; + reg = <0x1e690000 0x180>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + clocks = <&syscon ASPEED_CLK_GATE_MAC4CLK>; + status = "disabled"; + }; + + apb { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + syscon: syscon@1e6e2000 { + compatible = "aspeed,ast2600-scu", "syscon", "simple-mfd"; + reg = <0x1e6e2000 0x1000>; + ranges = <0 0x1e6e2000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + #clock-cells = <1>; + #reset-cells = <1>; + + pinctrl: pinctrl { + compatible = "aspeed,ast2600-pinctrl"; + }; + + smp-memram@180 { + compatible = "aspeed,ast2600-smpmem"; + reg = <0x180 0x40>; + }; + }; + + rng: hwrng@1e6e2524 { + compatible = "timeriomem_rng"; + reg = <0x1e6e2524 0x4>; + period = <1>; + quality = <100>; + }; + + rtc: rtc@1e781000 { + compatible = "aspeed,ast2600-rtc"; + reg = <0x1e781000 0x18>; + interrupts = ; + status = "disabled"; + }; + + uart5: serial@1e784000 { + compatible = "ns16550a"; + reg = <0x1e784000 0x1000>; + reg-shift = <2>; + interrupts = ; + clocks = <&syscon ASPEED_CLK_GATE_UART5CLK>; + no-loopback-test; + }; + + wdt1: watchdog@1e785000 { + compatible = "aspeed,ast2600-wdt"; + reg = <0x1e785000 0x40>; + }; + + wdt2: watchdog@1e785040 { + compatible = "aspeed,ast2600-wdt"; + reg = <0x1e785040 0x40>; + status = "disabled"; + }; + + wdt3: watchdog@1e785080 { + compatible = "aspeed,ast2600-wdt"; + reg = <0x1e785080 0x40>; + status = "disabled"; + }; + + wdt4: watchdog@1e7850C0 { + compatible = "aspeed,ast2600-wdt"; + reg = <0x1e7850C0 0x40>; + status = "disabled"; + }; + + sdc: sdc@1e740000 { + compatible = "aspeed,ast2600-sd-controller"; + reg = <0x1e740000 0x100>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x1e740000 0x10000>; + clocks = <&syscon ASPEED_CLK_GATE_SDCLK>; + status = "disabled"; + + sdhci0: sdhci@1e740100 { + compatible = "aspeed,ast2600-sdhci", "sdhci"; + reg = <0x100 0x100>; + interrupts = ; + sdhci,auto-cmd12; + clocks = <&syscon ASPEED_CLK_SDIO>; + status = "disabled"; + }; + + sdhci1: sdhci@1e740200 { + compatible = "aspeed,ast2600-sdhci", "sdhci"; + reg = <0x200 0x100>; + interrupts = ; + sdhci,auto-cmd12; + clocks = <&syscon ASPEED_CLK_SDIO>; + status = "disabled"; + }; + }; + + emmc: sdc@1e750000 { + compatible = "aspeed,ast2600-sd-controller"; + reg = <0x1e750000 0x100>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x1e750000 0x10000>; + clocks = <&syscon ASPEED_CLK_GATE_EMMCCLK>; + status = "disabled"; + + sdhci@1e750100 { + compatible = "aspeed,ast2600-sdhci"; + reg = <0x100 0x100>; + sdhci,auto-cmd12; + interrupts = ; + clocks = <&syscon ASPEED_CLK_EMMC>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_emmc_default>; + }; + }; + }; + }; +}; + +&pinctrl { + pinctrl_emmc_default: emmc_default { + function = "SD3"; + groups = "SD3"; + }; +};