From patchwork Mon Nov 11 03:04:30 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Andreas_F=C3=A4rber?= X-Patchwork-Id: 179045 Delivered-To: patch@linaro.org Received: by 2002:a92:38d5:0:0:0:0:0 with SMTP id g82csp6076046ilf; Sun, 10 Nov 2019 19:04:55 -0800 (PST) X-Google-Smtp-Source: APXvYqxID6le3ylfqtAc2lZzfSCXHbZ3MYlB6+l7JjdeX85h3xZzcwi1h5fsojWWUBsmLWYEM/5a X-Received: by 2002:aa7:c453:: with SMTP id n19mr24728831edr.103.1573441495442; Sun, 10 Nov 2019 19:04:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573441495; cv=none; d=google.com; s=arc-20160816; b=CIPJJwIrd4d72t5wU7gumn6AvpU8bbzBPbBmMcIETRh0lvz6p258iSNCb6QbPdp7I0 K0J0D2yPHp/Gv193lCjwvpRTCnersK1qwz9rGMeZ5vvNQnrcyoHEf42OW8cIaPs7mxw4 e04+RIEJ8Baebyb5OPSezotWXXnYWRs39EKd8gHyvQLiPPb7DTWtVqW3YwrdYmHLLZAM BIOSAqz+GUih2NhrPhQk2GiROIbFIMTw6cBka28MS652b5tZh7ZloXMpRhaBBJ5cW4DO INn+ZOjLes4I93aKayABfj6VthED2axHi1DH9kcuhL/AbcmGoDjf41Q7DuRAtkFCvcGw GD2w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=HnTKFHKiDGm/1WpINjqpiPE/bMj2p9BcDWIGuIVM99E=; b=MmFNom0iiFlVyq3bfO7tXil32TD6viHJf3MvQ+GsXHlUkMh8/XFbAlvJ+mc38bji9G sImYRtwd3G7WUlKb1f0BjhpC+q9ZGP5tll+UB9bLHma9Js7Bd053plCslIw91BQXoVEw 6sjgfzFbRIQOYRh1Uez2TI+1SgsVPlTNFIG519xiCCm7d3RsLAF65qQKIMjVRlbARyLq 3588LlR+RIyh7uVcF5ipsPSVRnn7Dw28KZgxdvBiDsjHncw2leRpKbVP+reUINlftOvS Z6RAvx487cVgpWu7S6Yq/L+HGUAO59xMebr1B+WkeaAZgAnFE1FNdavzIin10DCWf2lO DO8g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w8si11625068edi.304.2019.11.10.19.04.55; Sun, 10 Nov 2019 19:04:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726830AbfKKDEw (ORCPT + 8 others); Sun, 10 Nov 2019 22:04:52 -0500 Received: from mx2.suse.de ([195.135.220.15]:54314 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726742AbfKKDEw (ORCPT ); Sun, 10 Nov 2019 22:04:52 -0500 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id B4830B150; Mon, 11 Nov 2019 03:04:49 +0000 (UTC) From: =?utf-8?q?Andreas_F=C3=A4rber?= To: linux-realtek-soc@lists.infradead.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, =?utf-8?q?Andreas_F=C3=A4rber?= , Rob Herring , Mark Rutland , devicetree@vger.kernel.org Subject: [PATCH 3/7] arm64: dts: realtek: rtd129x: Introduce r-bus Date: Mon, 11 Nov 2019 04:04:30 +0100 Message-Id: <20191111030434.29977-4-afaerber@suse.de> X-Mailer: git-send-email 2.16.4 In-Reply-To: <20191111030434.29977-1-afaerber@suse.de> References: <20191111030434.29977-1-afaerber@suse.de> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Model Realtek's register bus in DT. Signed-off-by: Andreas Färber --- arch/arm64/boot/dts/realtek/rtd129x.dtsi | 136 ++++++++++++++++--------------- 1 file changed, 72 insertions(+), 64 deletions(-) -- 2.16.4 diff --git a/arch/arm64/boot/dts/realtek/rtd129x.dtsi b/arch/arm64/boot/dts/realtek/rtd129x.dtsi index 8d80cca945bc..c4533a2555aa 100644 --- a/arch/arm64/boot/dts/realtek/rtd129x.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd129x.dtsi @@ -55,70 +55,78 @@ /* Exclude up to 2 GiB of RAM */ ranges = <0x80000000 0x80000000 0x80000000>; - reset1: reset-controller@98000000 { - compatible = "snps,dw-low-reset"; - reg = <0x98000000 0x4>; - #reset-cells = <1>; - }; - - reset2: reset-controller@98000004 { - compatible = "snps,dw-low-reset"; - reg = <0x98000004 0x4>; - #reset-cells = <1>; - }; - - reset3: reset-controller@98000008 { - compatible = "snps,dw-low-reset"; - reg = <0x98000008 0x4>; - #reset-cells = <1>; - }; - - reset4: reset-controller@98000050 { - compatible = "snps,dw-low-reset"; - reg = <0x98000050 0x4>; - #reset-cells = <1>; - }; - - iso_reset: reset-controller@98007088 { - compatible = "snps,dw-low-reset"; - reg = <0x98007088 0x4>; - #reset-cells = <1>; - }; - - wdt: watchdog@98007680 { - compatible = "realtek,rtd1295-watchdog"; - reg = <0x98007680 0x100>; - clocks = <&osc27M>; - }; - - uart0: serial@98007800 { - compatible = "snps,dw-apb-uart"; - reg = <0x98007800 0x400>; - reg-shift = <2>; - reg-io-width = <4>; - clock-frequency = <27000000>; - resets = <&iso_reset RTD1295_ISO_RSTN_UR0>; - status = "disabled"; - }; - - uart1: serial@9801b200 { - compatible = "snps,dw-apb-uart"; - reg = <0x9801b200 0x100>; - reg-shift = <2>; - reg-io-width = <4>; - clock-frequency = <432000000>; - resets = <&reset2 RTD1295_RSTN_UR1>; - status = "disabled"; - }; - - uart2: serial@9801b400 { - compatible = "snps,dw-apb-uart"; - reg = <0x9801b400 0x100>; - reg-shift = <2>; - reg-io-width = <4>; - clock-frequency = <432000000>; - resets = <&reset2 RTD1295_RSTN_UR2>; - status = "disabled"; + rbus: r-bus@98000000 { + compatible = "simple-bus"; + reg = <0x98000000 0x100000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x98000000 0x100000>; + + reset1: reset-controller@0 { + compatible = "snps,dw-low-reset"; + reg = <0x0 0x4>; + #reset-cells = <1>; + }; + + reset2: reset-controller@4 { + compatible = "snps,dw-low-reset"; + reg = <0x4 0x4>; + #reset-cells = <1>; + }; + + reset3: reset-controller@8 { + compatible = "snps,dw-low-reset"; + reg = <0x8 0x4>; + #reset-cells = <1>; + }; + + reset4: reset-controller@50 { + compatible = "snps,dw-low-reset"; + reg = <0x50 0x4>; + #reset-cells = <1>; + }; + + iso_reset: reset-controller@7088 { + compatible = "snps,dw-low-reset"; + reg = <0x7088 0x4>; + #reset-cells = <1>; + }; + + wdt: watchdog@7680 { + compatible = "realtek,rtd1295-watchdog"; + reg = <0x7680 0x100>; + clocks = <&osc27M>; + }; + + uart0: serial@7800 { + compatible = "snps,dw-apb-uart"; + reg = <0x7800 0x400>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <27000000>; + resets = <&iso_reset RTD1295_ISO_RSTN_UR0>; + status = "disabled"; + }; + + uart1: serial@1b200 { + compatible = "snps,dw-apb-uart"; + reg = <0x1b200 0x100>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <432000000>; + resets = <&reset2 RTD1295_RSTN_UR1>; + status = "disabled"; + }; + + uart2: serial@1b400 { + compatible = "snps,dw-apb-uart"; + reg = <0x1b400 0x100>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <432000000>; + resets = <&reset2 RTD1295_RSTN_UR2>; + status = "disabled"; + }; }; gic: interrupt-controller@ff011000 {