From patchwork Wed Dec 11 14:07:18 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benoit Parrot X-Patchwork-Id: 181211 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp574502ile; Wed, 11 Dec 2019 06:04:03 -0800 (PST) X-Google-Smtp-Source: APXvYqxE2+4ak5UTZoAqkuiK+k54pkNaxSCMvWF2UP9xVYap09k45YwM84A6WUvh3FIHlasUXGh9 X-Received: by 2002:a9d:6a92:: with SMTP id l18mr2371295otq.37.1576073043573; Wed, 11 Dec 2019 06:04:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1576073043; cv=none; d=google.com; s=arc-20160816; b=cty4/r7JVKZKTgUUpJV8Xbb3drZbwu8XLaQxKnIrDgutu5nEOIMCQnV+2mDUTwcTce y/0v7WKLKgxbzBpkq1oFdHf5yU865bLVcvILH1EbPBnPxevMBi+GUOgWY3Khpf8pYMSI D4LPa+eKlUuCSWfblzQB9vPhkzfScVNZUK/OfCkkWmnfztmd31zfNqTct/FKKusal6KK OBoj6+7iE5vvhgIRf5JIFqUYHe9AL2dH+g7YshmIAhZFkHZpGWKswLT2LXaVsOeXeqBo imiElEvA84Jx44FNLltdZOvbv4zhVQO9bAcDePnYm9I3SwspcP3r0aKtF950qyqsk6DK Khjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=aB75v8+bhH6l5iBvjzMCzK4g2sTas0lzTTNhjffnhgo=; b=vfmbOmav0LE/HinC5YKyR81LfvEGYQ/rMdLBx8h76wAwm3QBH3xZ3UYP8b1QLhZBTw O4ktwzr13xoroXszbCD0mh6bz7gVCod2WMNFYiKUMB8qR04qCBo3pacNlYzRkMY3rLIt o8T4ygsUBZvxgvQqbwQ6bf/HDb8nbP+8Ken5KqTI5Vp18wK7vghbmTHhpXIex/NE2Ygw ccUYnZIJ2XDy0phmC1W6cmy+/2pHi9i9iVYd5cFbIoUXOfhWIx7OQK9U3Thl0oTltjbq y45YDL1VwbrPPb7RXmcnFzCKHs47Ugj4OCyf0GMfZNej9szGhNNr+PrhTfmLhFTXw1JS i7Uw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RfuREqlN; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p5si1093128oto.116.2019.12.11.06.04.03; Wed, 11 Dec 2019 06:04:03 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RfuREqlN; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729728AbfLKOEC (ORCPT + 8 others); Wed, 11 Dec 2019 09:04:02 -0500 Received: from lelv0143.ext.ti.com ([198.47.23.248]:44800 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729664AbfLKOEC (ORCPT ); Wed, 11 Dec 2019 09:04:02 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id xBBE3xhu113984; Wed, 11 Dec 2019 08:03:59 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1576073039; bh=aB75v8+bhH6l5iBvjzMCzK4g2sTas0lzTTNhjffnhgo=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=RfuREqlNXmAwg8t+uhapu4q9T43uLtq7+ZYzYC2imP+Pw548dIssjBWHiulltDP7N xIv9bqQeg3BnRA2/RDKEJp9mV8ILJoBJUhYtCCj0Kq6XRliuFvKViZkIq/XnzZN/N/ 9NDx6deg3YxozEISfTqGiUsEAbG76JjeQT2OidLs= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTP id xBBE3xpm099903; Wed, 11 Dec 2019 08:03:59 -0600 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Wed, 11 Dec 2019 08:03:59 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via Frontend Transport; Wed, 11 Dec 2019 08:03:59 -0600 Received: from uda0869644b.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id xBBE3wcm086061; Wed, 11 Dec 2019 08:03:58 -0600 From: Benoit Parrot To: Tony Lindgren , Tero Kristo , , CC: Rob Herring , , , Benoit Parrot Subject: [Patch v3 1/3] ARM: dts: am43xx: add support for clkout1 clock Date: Wed, 11 Dec 2019 08:07:18 -0600 Message-ID: <20191211140720.10539-2-bparrot@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191211140720.10539-1-bparrot@ti.com> References: <20191211140720.10539-1-bparrot@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Tero Kristo clkout1 clock node and its generation tree was missing. Add this based on the data on TRM and PRCM functional spec. commit 664ae1ab2536 ("ARM: dts: am43xx: add clkctrl nodes") effectively reverted this commit 8010f13a40d3 ("ARM: dts: am43xx: add support for clkout1 clock") which is needed for the ov2659 camera sensor clock definition hence it is being re-applied here. Note that because of the current dts node name dependency for mapping to clock domain, we must still use "clkout1-*ck" naming instead of generic "clock@" naming for the node. And because of this, it's probably best to apply the dts node addition together along with the other clock changes. Fixes: 664ae1ab2536 ("ARM: dts: am43xx: add clkctrl nodes") Signed-off-by: Tero Kristo Tested-by: Benoit Parrot Acked-by: Tony Lindgren Signed-off-by: Benoit Parrot --- arch/arm/boot/dts/am43xx-clocks.dtsi | 54 ++++++++++++++++++++++++++++ 1 file changed, 54 insertions(+) -- 2.17.1 diff --git a/arch/arm/boot/dts/am43xx-clocks.dtsi b/arch/arm/boot/dts/am43xx-clocks.dtsi index 091356f2a8c1..c726cd8dbdf1 100644 --- a/arch/arm/boot/dts/am43xx-clocks.dtsi +++ b/arch/arm/boot/dts/am43xx-clocks.dtsi @@ -704,6 +704,60 @@ ti,bit-shift = <8>; reg = <0x2a48>; }; + + clkout1_osc_div_ck: clkout1-osc-div-ck { + #clock-cells = <0>; + compatible = "ti,divider-clock"; + clocks = <&sys_clkin_ck>; + ti,bit-shift = <20>; + ti,max-div = <4>; + reg = <0x4100>; + }; + + clkout1_src2_mux_ck: clkout1-src2-mux-ck { + #clock-cells = <0>; + compatible = "ti,mux-clock"; + clocks = <&clk_rc32k_ck>, <&sysclk_div>, <&dpll_ddr_m2_ck>, + <&dpll_per_m2_ck>, <&dpll_disp_m2_ck>, + <&dpll_mpu_m2_ck>; + reg = <0x4100>; + }; + + clkout1_src2_pre_div_ck: clkout1-src2-pre-div-ck { + #clock-cells = <0>; + compatible = "ti,divider-clock"; + clocks = <&clkout1_src2_mux_ck>; + ti,bit-shift = <4>; + ti,max-div = <8>; + reg = <0x4100>; + }; + + clkout1_src2_post_div_ck: clkout1-src2-post-div-ck { + #clock-cells = <0>; + compatible = "ti,divider-clock"; + clocks = <&clkout1_src2_pre_div_ck>; + ti,bit-shift = <8>; + ti,max-div = <32>; + ti,index-power-of-two; + reg = <0x4100>; + }; + + clkout1_mux_ck: clkout1-mux-ck { + #clock-cells = <0>; + compatible = "ti,mux-clock"; + clocks = <&clkout1_osc_div_ck>, <&clk_rc32k_ck>, + <&clkout1_src2_post_div_ck>, <&dpll_extdev_m2_ck>; + ti,bit-shift = <16>; + reg = <0x4100>; + }; + + clkout1_ck: clkout1-ck { + #clock-cells = <0>; + compatible = "ti,gate-clock"; + clocks = <&clkout1_mux_ck>; + ti,bit-shift = <23>; + reg = <0x4100>; + }; }; &prcm {