From patchwork Mon Dec 30 16:43:06 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mike Leach X-Patchwork-Id: 182643 Delivered-To: patch@linaro.org Received: by 2002:a92:815a:0:0:0:0:0 with SMTP id e87csp6550540ild; Mon, 30 Dec 2019 08:43:17 -0800 (PST) X-Google-Smtp-Source: APXvYqyr3hKTGOMRy2N/WMwXlj92dVJq+YyWx+AAyMAqAj1D8eR9sifIrIW1tdmkWyodKNylAJER X-Received: by 2002:a05:6830:12ce:: with SMTP id a14mr38436470otq.366.1577724196999; Mon, 30 Dec 2019 08:43:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1577724196; cv=none; d=google.com; s=arc-20160816; b=t9MXtdF7Y8ww/w7OzHKPsV2RIDynWLjhN7H4aYfFkBy7uKYw37Cz1ogBNFa/XkTiuY nV5MJHM6OJHmojh6tHiO/4mSXJozsv22ei6BzB1yfhwDvzsRwewFpmFJ7Z3S5tyzyUJr YV717enVUAKQi+dFToC5NHn+FRzzEDWN4Ah0PoIjEQTl0oUPtW4TQ8ruQLTheTUa9cDh BBCw7FBGUA4QEllN7nQT5ZLBPEkIwIawGiK+N9U4toK/kSgSyAwslEJpOm/nTk68HjfF LWbLarBr4NseWkRx06kmzfSVwjankCPJx6DazhqhBCnk7yd79SCfSJ+n82bwFpCeHdZh 5xtw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=YB3f30pJRu3JULH7XG/mWzUNFJ0TPVlsc2Y5J8rGS1s=; b=x7A57IE8p9F67cm9GWiiWXPYd2ZHLSUvKLrHVKNtUsQ8FfsQA3kiFm2W4XVLNQetWt 6BvEvgUPaxf+JTk0yHC/zmUnaynNDigAnBXjHFVb9e8DQ+1iCZYTCQpPZD0gdWWzxwgV pBDa2S1y3k1KEwCSGqw/tggXrtBGIJyApL9SGMd/4wjXwzHbwqW1kDkQTblO86xcr10N tQgJmOZFo+6X9NE0kVkCdjJADiIIPT7kZLVqfQHtcvgyAjU/zaTVUlf3SHP5JM8Numbb SzwUMEPzbrytDkeA4czPEWrKaq/Lg106Faa3KRWyI0ZypkDGd9l3lVosKeX2ubCkDDoK AUiA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Ue9Dh2bN; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l14si24885326otk.225.2019.12.30.08.43.16; Mon, 30 Dec 2019 08:43:16 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Ue9Dh2bN; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727178AbfL3QnQ (ORCPT + 8 others); Mon, 30 Dec 2019 11:43:16 -0500 Received: from mail-wr1-f65.google.com ([209.85.221.65]:45074 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727163AbfL3QnQ (ORCPT ); Mon, 30 Dec 2019 11:43:16 -0500 Received: by mail-wr1-f65.google.com with SMTP id j42so33131298wrj.12 for ; Mon, 30 Dec 2019 08:43:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=YB3f30pJRu3JULH7XG/mWzUNFJ0TPVlsc2Y5J8rGS1s=; b=Ue9Dh2bNnHoL9o8EcVY3qR9lIVVycoMC1u1NtH9SFNUioxB6SkJz3IKPMgaCQ/UAkt 0vMGRXrHWGGj2mRu9BhayYSw4X2/dkWxRAvSMi8vfzZpFyPBdLq3+Lkxlke1j/apaCN5 3YTqtO94MKtRyOAY00LlN6rok4TvaCzWCMRjuh99uUmQmWhucbhqQ2mRUoAzIWkeFN7f r+GLhAcRUhSSXY51YjweNm7dFxMnIEWm+9t3t60t8PDJRJhgjEkoT3idhOoP753tQWCJ IfI947cQ3mzLdkwDy0YYQa39vg8GFJ8zDshhST0tF8ICm8khyPlHC5dpi4TB1lv5/rff 1J/g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=YB3f30pJRu3JULH7XG/mWzUNFJ0TPVlsc2Y5J8rGS1s=; b=FJ9vENfG2bRh2glqruU94rJeCz9X7C2HNgmIGOTGSPjzxYQFnoYe2UXDpAmWmJeX+y Huzbn/SWLlEbYfk6KjCBCGQo4APXnEN9dcZtBdcf4tKjZzgPqHwY4vqjGDula4UmbYXi DobSql8YOUrKrkp0izMOrHkwVl+gny8qwd2wBKff1Iww+McOEIB6wxcU1a54CcZxm5wP BpXz8gphiteAyebgTHf7Sl50Bp8P8N15/9NU2iDVQwV+WhifFJz42Aq4smhM7WWfkDEQ OmhwmzgFurlbsULb27oUOico1ZEv1n7dQXxDUcIxURkTRuTMZccouXFnxI89+GuU5wyE JSyw== X-Gm-Message-State: APjAAAU4Plm66weCTfV4ghsWDb8Fgua1lx+QNOuEOxVNEohDNsrTE6Hq 5yxx2b/9DGGsqaQ1JnLvCm91xw== X-Received: by 2002:adf:f58a:: with SMTP id f10mr70947710wro.105.1577724193953; Mon, 30 Dec 2019 08:43:13 -0800 (PST) Received: from linaro.org ([2a00:23c5:6815:3901:a1cf:b00b:5683:ed40]) by smtp.gmail.com with ESMTPSA id g25sm344901wmh.3.2019.12.30.08.43.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Dec 2019 08:43:13 -0800 (PST) From: Mike Leach To: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, coresight@lists.linaro.org Cc: linux-arm-msm@vger.kernel.org, mathieu.poirier@linaro.org, suzuki.poulose@arm.com, robh+dt@kernel.org, maxime@cerno.tech, liviu.dudau@arm.com, sudeep.holla@arm.com, lorenzo.pieralisi@arm.com, agross@kernel.org, Mike Leach Subject: [PATCH v7 10/15] dt-bindings: qcom: Add CTI options for qcom msm8916 Date: Mon, 30 Dec 2019 16:43:06 +0000 Message-Id: <20191230164306.28259-2-mike.leach@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191230164306.28259-1-mike.leach@linaro.org> References: <20191230164306.28259-1-mike.leach@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Adds system and CPU bound CTI definitions for Qualcom msm8916 platform (Dragonboard DB410C). System CTIs 2-11 are omitted as no information available at present. Signed-off-by: Mike Leach Reviewed-by: Mathieu Poirier Acked-by: Suzuki K Poulose --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 85 +++++++++++++++++++++++++-- 1 file changed, 81 insertions(+), 4 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 8686e101905c..68587968f5c0 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -8,6 +8,7 @@ #include #include #include +#include / { interrupt-parent = <&intc>; @@ -1357,7 +1358,7 @@ cpu = <&CPU3>; }; - etm@85c000 { + etm0: etm@85c000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85c000 0x1000>; @@ -1375,7 +1376,7 @@ }; }; - etm@85d000 { + etm1: etm@85d000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85d000 0x1000>; @@ -1393,7 +1394,7 @@ }; }; - etm@85e000 { + etm2: etm@85e000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85e000 0x1000>; @@ -1411,7 +1412,7 @@ }; }; - etm@85f000 { + etm3: etm@85f000 { compatible = "arm,coresight-etm4x", "arm,primecell"; reg = <0x85f000 0x1000>; @@ -1429,6 +1430,82 @@ }; }; + /* System CTIs */ + /* CTI 0 - TMC connections */ + cti@810000 { + compatible = "arm,coresight-cti", "arm,primecell"; + reg = <0x810000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + }; + + /* CTI 1 - TPIU connections */ + cti@811000 { + compatible = "arm,coresight-cti", "arm,primecell"; + reg = <0x811000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + }; + + /* CTIs 2-11 - no information - not instantiated */ + + /* Core CTIs; CTIs 12-15 */ + /* CTI - CPU-0 */ + cti@858000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x858000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU0>; + arm,cs-dev-assoc = <&etm0>; + + }; + + /* CTI - CPU-1 */ + cti@859000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x859000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU1>; + arm,cs-dev-assoc = <&etm1>; + }; + + /* CTI - CPU-2 */ + cti@85a000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x85a000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU2>; + arm,cs-dev-assoc = <&etm2>; + }; + + /* CTI - CPU-3 */ + cti@85b000 { + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti", + "arm,primecell"; + reg = <0x85b000 0x1000>; + + clocks = <&rpmcc RPM_QDSS_CLK>; + clock-names = "apb_pclk"; + + cpu = <&CPU3>; + arm,cs-dev-assoc = <&etm3>; + }; + + venus: video-codec@1d00000 { compatible = "qcom,msm8916-venus"; reg = <0x01d00000 0xff000>;