From patchwork Tue Jan 5 15:14:19 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 356871 Delivered-To: patch@linaro.org Received: by 2002:a02:85a7:0:0:0:0:0 with SMTP id d36csp77187jai; Tue, 5 Jan 2021 07:16:46 -0800 (PST) X-Google-Smtp-Source: ABdhPJxEsNTZ39xwdLdcdx9rr8ohFc68oVzBvTfBTnYxMdln2b4/CVUpHC0lfXZzGFtto3PCMxNv X-Received: by 2002:a50:8741:: with SMTP id 1mr178743edv.349.1609859806793; Tue, 05 Jan 2021 07:16:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1609859806; cv=none; d=google.com; s=arc-20160816; b=y8eEkui/6sBsy/QuikAvlcZH9pEGkzF+zkJOHnBfgF7CdXvPwTsxmvBeJVmvgAKCon FAf8farZYVLm+vvsK5jcCEoeQBxpVlKx5mVUbirFP/3BCc1F484iVzEOlp1Fs1621Ips U7WGCQQzze3ATII8suQXOOe8XdvCgfHo4Y3/j169i2VViDDodRw+iofqdyBDWXrZHkpk uOB8zra3/M7PBbac66t25xe7pJm4jw6BA3wbaDLOvIWIOFnp3NURJ+BetT8RYAygP1bR jxsd2RPbw5gY4R3LZt93VjBhh0vf1w+H9jcaSGaybOhJyHt+kcH2ADBg96zi0JQD7ITP yWVA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=a5c+PysASIVxRTBhsge2AmvKiHMXJJVRD93ZeuiTO60=; b=LQ7mb2W+gcMEYqOxVpO5D3BwgYli4afzCgqIOQjcr4MObtNQFGgFsXGdsKSv8i/ZuG XCMfxsJS6UxSOOk3hJRG2BLhyH8FIxyH1m8HMHuRDbBsW422Ur0CrlIqmzEGGauHjY1D Gk/28+rFiJDS85vDfP9W7zXQJu1jzGVzQNUb12tIEdi419ZQ5j0sP0FujwHpG8JG2L6L fHfBLqzkoGGYoacS4i/UGH9AX+dlokvcn0j5nB1oDbL0zN0Pi3Eb6N4pHW5I+9MLpBoj 4ml1mSqwu9wwaLAQA4QUHKMX1MYJw9vryUU8XImNhf6IYQw9bpIKzw7BOKfM/5DejQK8 SDxA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=BYoCW8cG; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t20si33458073edw.31.2021.01.05.07.16.46; Tue, 05 Jan 2021 07:16:46 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=BYoCW8cG; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727798AbhAEPQb (ORCPT + 6 others); Tue, 5 Jan 2021 10:16:31 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:40070 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727697AbhAEPQV (ORCPT ); Tue, 5 Jan 2021 10:16:21 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 105FEffs012867; Tue, 5 Jan 2021 09:14:41 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1609859681; bh=a5c+PysASIVxRTBhsge2AmvKiHMXJJVRD93ZeuiTO60=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=BYoCW8cGzSh6vcGOBuEqf5VEs+CXFhJhKsFKxfhgBubC1Bam4zJrqja4MBudf8p5O gNNxQMOd8Ccsw87sCsJaA7MNkq+SkSQdfGhgzTHMnIzb/uzwiMZduORFg1EV/3dLtb V36xodot4HWoL5WnxMH5VMP+DaeHIsIRIAN2SQe4= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 105FEfrA015410 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 5 Jan 2021 09:14:41 -0600 Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 5 Jan 2021 09:14:40 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 5 Jan 2021 09:14:40 -0600 Received: from a0393678-ssd.ent.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 105FEPOG005961; Tue, 5 Jan 2021 09:14:38 -0600 From: Kishon Vijay Abraham I To: Nishanth Menon , Rob Herring , Kishon Vijay Abraham I CC: , , Subject: [PATCH v4 4/6] arm64: dts: ti: k3-j7200-main: Add PCIe device tree node Date: Tue, 5 Jan 2021 20:44:19 +0530 Message-ID: <20210105151421.23237-5-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210105151421.23237-1-kishon@ti.com> References: <20210105151421.23237-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add PCIe device tree node (both RC and EP) for the single PCIe instance present in j7200. Signed-off-by: Kishon Vijay Abraham I --- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 48 +++++++++++++++++++++++ 1 file changed, 48 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi index fbe4cd1e6e09..4e39f0325c03 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi @@ -594,6 +594,54 @@ }; }; + pcie1_rc: pcie@2910000 { + compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x00001000>; + reg-names = "intd_cfg", "user_cfg", "reg", "cfg"; + interrupt-names = "link_state"; + interrupts = ; + device_type = "pci"; + ti,syscon-pcie-ctrl = <&scm_conf 0x4074>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + #address-cells = <3>; + #size-cells = <2>; + bus-range = <0x0 0xf>; + cdns,no-bar-match-nbits = <64>; + vendor-id = /bits/ 16 <0x104c>; + device-id = /bits/ 16 <0xb00f>; + msi-map = <0x0 &gic_its 0x0 0x10000>; + dma-coherent; + ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>, + <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>; + dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>; + }; + + pcie1_ep: pcie-ep@2910000 { + compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep"; + reg = <0x00 0x02910000 0x00 0x1000>, + <0x00 0x02917000 0x00 0x400>, + <0x00 0x0d800000 0x00 0x00800000>, + <0x00 0x18000000 0x00 0x08000000>; + reg-names = "intd_cfg", "user_cfg", "reg", "mem"; + interrupt-names = "link_state"; + interrupts = ; + ti,syscon-pcie-ctrl = <&scm_conf 0x4074>; + max-link-speed = <3>; + num-lanes = <4>; + power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 240 6>; + clock-names = "fck"; + max-functions = /bits/ 8 <6>; + dma-coherent; + }; + usbss0: cdns-usb@4104000 { compatible = "ti,j721e-usb"; reg = <0x00 0x4104000 0x00 0x100>;