From patchwork Thu Mar 17 11:55:25 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 552771 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 180EBC433F5 for ; Thu, 17 Mar 2022 11:56:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233170AbiCQL5V (ORCPT ); Thu, 17 Mar 2022 07:57:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60460 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233155AbiCQL5S (ORCPT ); Thu, 17 Mar 2022 07:57:18 -0400 Received: from smtp-relay-internal-0.canonical.com (smtp-relay-internal-0.canonical.com [185.125.188.122]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 027B31E5337 for ; Thu, 17 Mar 2022 04:56:02 -0700 (PDT) Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id D20713F617 for ; Thu, 17 Mar 2022 11:56:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1647518160; bh=NNkRDkWPiveTHGJJVi4+4/ORT85T+y0AcSaoWSMmS+o=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=PLWoUIjzkMRs5qmqBnM4bc30urnKpAVct1KqQDe8UKAdmEOj8i/aj16RdmC2jI7Ic b/EGHqwAMZ04SsBWEJuL8LFG72YPrvEqwFBjz6b0dvxWDyxt2ctWwyANHas7sEPK2b VTSWs9aGOXGT7lTW+UZt6GV35wDi54xF38Q3/S5WfGYwN7PeS8QHnpGahC/wcxCHW1 hlADzcvRaCesiPmkqQdag4vtQvph0OpIECzYwNoKKXZhxh9Lsi9A0OT9gSMjdowNTa 1N7cspsniYmj5nwZYlqtbXzU2bGTtepBXmUuHUm8vplx9HQ24GHfEIeb6yQe/Mr7nk K3WqQ82YgHYTw== Received: by mail-ed1-f72.google.com with SMTP id bq19-20020a056402215300b0040f276105a4so2994939edb.2 for ; Thu, 17 Mar 2022 04:56:00 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=NNkRDkWPiveTHGJJVi4+4/ORT85T+y0AcSaoWSMmS+o=; b=F32sk824+uZjitJXDpOej5R5t6OZjZg2NCrHY1ApDTo0T12Z8+NtMXXNK5gsaTjPJG hEuCc6Zt4KyLxtDr2xOl4POC7f/1SqbOjDaCHsIx1FXDZVgx7PhmLPfGAGmBmUvQJHs9 EG1EVivP+HvcXbEd68izrtqgmaZphaS9Njy4Xrkw9ibu/dz7q1evw2V9rBDLvFU/amUR SB3PPxFqKkJ6VNE30yoJh09FRmd8j8Km2dMvbOlJMNAEloqk41e/3wtSiqLQxMTotHrq 1tPKP80S1zTyA3FwCdQqjS67YOvLi1ZCZ6hp1hlNg9PPkP+wXK1iGRNRl93o9vyvl70H qxsg== X-Gm-Message-State: AOAM531gzt/UeKjZpa0UTptFxSH8ZNa36b9/kt39SeeGDB5xj32wcQjM 39c1M0MCM3lckgfn21smHp6zoAwmDOeSh0zWGW8WEM7Cp0wY210U/xonOvggvR4gDfRb7MOj/nD 3WN8p7llDTbKpCVpUrqUR3z4kUP8QqdxetSHQerE= X-Received: by 2002:adf:e7c2:0:b0:203:e177:f93f with SMTP id e2-20020adfe7c2000000b00203e177f93fmr3811099wrn.671.1647518149323; Thu, 17 Mar 2022 04:55:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzluksm2ijGbV1ETbB+BHuJenpk8meaKL2FHMzBNsHmttg1+/DKcyqO/YoDEeWrnQIt4k8a0g== X-Received: by 2002:adf:e7c2:0:b0:203:e177:f93f with SMTP id e2-20020adfe7c2000000b00203e177f93fmr3811087wrn.671.1647518149108; Thu, 17 Mar 2022 04:55:49 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id j34-20020a05600c1c2200b0038995cb915fsm11462862wms.9.2022.03.17.04.55.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Mar 2022 04:55:48 -0700 (PDT) From: Krzysztof Kozlowski To: Thomas Gleixner , Marc Zyngier , Rob Herring , Krzysztof Kozlowski , =?utf-8?q?Andreas_F=C3=A4rber?= , Manivannan Sadhasivam , Linus Walleij , Imre Kaloz , Krzysztof Halasa , Michael Walle , Mark-PK Tsai , Daniel Palmer , =?utf-8?q?Jonathan_Neusch=C3=A4fer?= , Palmer Dabbelt , Paul Walmsley , Nishanth Menon , Tero Kristo , Santosh Shilimkar , Neil Armstrong , Dinh Nguyen , Cristian Ciocaltea , Joakim Zhang , Lucas Stach , Paul Cercueil , Jiaxun Yang , Claudiu Beznea , Jason Cooper , Paul Burton , Thomas Bogendoerfer , Birger Koblitz , Bert Vermeulen , John Crispin , Geert Uytterhoeven , Sagar Kadam , Suman Anna , Lokesh Vutla , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-actions@lists.infradead.org, openbmc@lists.ozlabs.org, linux-riscv@lists.infradead.org, linux-oxnas@groups.io Cc: Krzysztof Kozlowski Subject: [PATCH 01/18] ARM: dts: nspire: use lower case hex addresses in node unit addresses Date: Thu, 17 Mar 2022 12:55:25 +0100 Message-Id: <20220317115542.450032-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220317115542.450032-1-krzysztof.kozlowski@canonical.com> References: <20220317115542.450032-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Convert all hex addresses in node unit addresses to lower case to fix dt_binding_check and dtc W=1 warnings. Conversion was done using sed: $ sed -e 's/@\([a-zA-Z0-9_-]*\) {/@\L\1 {/' -i arch/arm/boot/dts/nspire* $ sed -e 's/<0x\([a-zA-Z0-9_-]*\) /<0x\L\1 /g' -i arch/arm/boot/dts/nspire* Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/nspire-classic.dtsi | 10 ++--- arch/arm/boot/dts/nspire-cx.dts | 4 +- arch/arm/boot/dts/nspire.dtsi | 60 +++++++++++++-------------- 3 files changed, 37 insertions(+), 37 deletions(-) diff --git a/arch/arm/boot/dts/nspire-classic.dtsi b/arch/arm/boot/dts/nspire-classic.dtsi index 41744cc2bc72..01e1bb7c3c6c 100644 --- a/arch/arm/boot/dts/nspire-classic.dtsi +++ b/arch/arm/boot/dts/nspire-classic.dtsi @@ -17,7 +17,7 @@ clcd_pads: endpoint { &fast_timer { /* compatible = "lsi,zevio-timer"; */ - reg = <0x90010000 0x1000>, <0x900A0010 0x8>; + reg = <0x90010000 0x1000>, <0x900a0010 0x8>; }; &uart { @@ -30,12 +30,12 @@ &uart { &timer0 { /* compatible = "lsi,zevio-timer"; */ - reg = <0x900C0000 0x1000>, <0x900A0018 0x8>; + reg = <0x900c0000 0x1000>, <0x900a0018 0x8>; }; &timer1 { compatible = "lsi,zevio-timer"; - reg = <0x900D0000 0x1000>, <0x900A0020 0x8>; + reg = <0x900d0000 0x1000>, <0x900a0020 0x8>; }; &keypad { @@ -66,10 +66,10 @@ ahb { #address-cells = <1>; #size-cells = <1>; - intc: interrupt-controller@DC000000 { + intc: interrupt-controller@dc000000 { compatible = "lsi,zevio-intc"; interrupt-controller; - reg = <0xDC000000 0x1000>; + reg = <0xdc000000 0x1000>; #interrupt-cells = <1>; }; }; diff --git a/arch/arm/boot/dts/nspire-cx.dts b/arch/arm/boot/dts/nspire-cx.dts index 0c16b04e2744..590b7dff6ae5 100644 --- a/arch/arm/boot/dts/nspire-cx.dts +++ b/arch/arm/boot/dts/nspire-cx.dts @@ -92,10 +92,10 @@ ahb { #address-cells = <1>; #size-cells = <1>; - intc: interrupt-controller@DC000000 { + intc: interrupt-controller@dc000000 { compatible = "arm,pl190-vic"; interrupt-controller; - reg = <0xDC000000 0x1000>; + reg = <0xdc000000 0x1000>; #interrupt-cells = <1>; }; diff --git a/arch/arm/boot/dts/nspire.dtsi b/arch/arm/boot/dts/nspire.dtsi index 90e033d9141f..bb240e6a3a6f 100644 --- a/arch/arm/boot/dts/nspire.dtsi +++ b/arch/arm/boot/dts/nspire.dtsi @@ -20,9 +20,9 @@ bootrom: bootrom@0 { reg = <0x00000000 0x80000>; }; - sram: sram@A4000000 { + sram: sram@a4000000 { device = "memory"; - reg = <0xA4000000 0x20000>; + reg = <0xa4000000 0x20000>; }; timer_clk: timer_clk { @@ -33,12 +33,12 @@ timer_clk: timer_clk { base_clk: base_clk { #clock-cells = <0>; - reg = <0x900B0024 0x4>; + reg = <0x900b0024 0x4>; }; ahb_clk: ahb_clk { #clock-cells = <0>; - reg = <0x900B0024 0x4>; + reg = <0x900b0024 0x4>; clocks = <&base_clk>; }; @@ -71,28 +71,28 @@ ahb { #size-cells = <1>; ranges; - spi: spi@A9000000 { - reg = <0xA9000000 0x1000>; + spi: spi@a9000000 { + reg = <0xa9000000 0x1000>; }; - usb0: usb@B0000000 { + usb0: usb@b0000000 { compatible = "lsi,zevio-usb"; - reg = <0xB0000000 0x1000>; + reg = <0xb0000000 0x1000>; interrupts = <8>; usb-phy = <&usb_phy>; vbus-supply = <&vbus_reg>; }; - usb1: usb@B4000000 { - reg = <0xB4000000 0x1000>; + usb1: usb@b4000000 { + reg = <0xb4000000 0x1000>; interrupts = <9>; status = "disabled"; }; - lcd: lcd@C0000000 { + lcd: lcd@c0000000 { compatible = "arm,pl111", "arm,primecell"; - reg = <0xC0000000 0x1000>; + reg = <0xc0000000 0x1000>; interrupts = <21>; /* @@ -105,17 +105,17 @@ lcd: lcd@C0000000 { clock-names = "clcdclk", "apb_pclk"; }; - adc: adc@C4000000 { - reg = <0xC4000000 0x1000>; + adc: adc@c4000000 { + reg = <0xc4000000 0x1000>; interrupts = <11>; }; - tdes: crypto@C8010000 { - reg = <0xC8010000 0x1000>; + tdes: crypto@c8010000 { + reg = <0xc8010000 0x1000>; }; - sha256: crypto@CC000000 { - reg = <0xCC000000 0x1000>; + sha256: crypto@cc000000 { + reg = <0xcc000000 0x1000>; }; apb@90000000 { @@ -143,16 +143,16 @@ uart: serial@90020000 { interrupts = <1>; }; - timer0: timer@900C0000 { - reg = <0x900C0000 0x1000>; + timer0: timer@900c0000 { + reg = <0x900c0000 0x1000>; clocks = <&timer_clk>, <&timer_clk>, <&timer_clk>; clock-names = "timer0clk", "timer1clk", "apb_pclk"; }; - timer1: timer@900D0000 { - reg = <0x900D0000 0x1000>; + timer1: timer@900d0000 { + reg = <0x900d0000 0x1000>; interrupts = <19>; clocks = <&timer_clk>, <&timer_clk>, <&timer_clk>; @@ -171,18 +171,18 @@ rtc: rtc@90090000 { interrupts = <4>; }; - misc: misc@900A0000 { - reg = <0x900A0000 0x1000>; + misc: misc@900a0000 { + reg = <0x900a0000 0x1000>; }; - pwr: pwr@900B0000 { - reg = <0x900B0000 0x1000>; + pwr: pwr@900b0000 { + reg = <0x900b0000 0x1000>; interrupts = <15>; }; - keypad: input@900E0000 { + keypad: input@900e0000 { compatible = "ti,nspire-keypad"; - reg = <0x900E0000 0x1000>; + reg = <0x900e0000 0x1000>; interrupts = <16>; scan-interval = <1000>; @@ -191,8 +191,8 @@ keypad: input@900E0000 { clocks = <&apb_pclk>; }; - contrast: contrast@900F0000 { - reg = <0x900F0000 0x1000>; + contrast: contrast@900f0000 { + reg = <0x900f0000 0x1000>; }; led: led@90110000 {